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Abstract
Vertically-integrated 3D multiprocessors systems-on-chip (3D MP-
SoCs) provide the means to continue integrating more functionality
within a unit area while enhancing manufacturing yields and runtime
performance. However, 3D MPSoCs incur amplified thermal challenges
that undermine the corresponding reliability. To address these issues,
several advanced cooling technologies, alongside temperature-aware
design-time optimizations and run-time management schemes have
been proposed. In this monograph, we provide an overall survey on
the recent advances in temperature-aware 3D MPSoC considerations.
We explore the recent advanced cooling strategies, thermal modeling
frameworks, design-time optimizations and run-time thermal manage-
ment schemes that are primarily targeted for 3D MPSoCs. Our aim of
proposing this survey is to provide a global perspective, highlighting
the advancements and drawbacks on the recent state-of-the-art.
Keywords: System-Level Design, Thermal Management, MPSoC
Cooling, Temperature Optimization, Reliability, Vertical Integration.
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1
Introduction
The last decades have seen a revolution in data gathering, process-
ing, information storage and communication. This revolution has been
caused by electronic computing systems, which nowadays are one of the
key building blocks of the world’s information technology (IT) infras-
tructure. In fact, computing systems and IT services are an essential
pillar of the developed world, contributing up to 50% of its economy [1].
The IT and computing systems revolutions have been the result of the
advancements in IC processing technology, where the number of com-
ponents (transistors) on the same die area have been doubled every
18 months [2], which is also known as Moore’s law. This has been the
drive to generate more complicated computing systems with higher
performance and computational functionality.
As feature sizes scale with advanced processing technologies, the
performance of processing units has increased because of greater func-
tionality and higher computational capabilities. This functionality aug-
mentation was accompanied by an increase in the operating frequency
of the processing unit. Micro-architects have conventionally used op-
erating frequency as a measure for the processing unit performance,
as higher frequency implies more instructions executed per unit time.
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Figure 1.1: Number of processing units integrated in a single IC, as evolved with
time. Blue-labeled ICs are single-core architectures, while red-labeled ICs are multi-
core architectures.
However, at the sub-micron level, the circuit-level delays are getting
dominated by wiring and interconnect delays, which led to frequency
flattening. If the operating frequency would increase with this tech-
nology, significant additional power consumption is required by the
processing unit, which results in an increased heat generation. For ex-
ample, a 90 nm fabricated AMD processing unit would require 60%
additional power consumption to increase the operating frequency by
400MHz [3].
Multi-core architectures have been proposed as an alternative de-
sign paradigm to frequency increase in single-core architectures, to con-
tinue performance improvement with technology scaling [4]. Multi-core
architectures integrate two or more processing units, with shared or dis-
tributed memory modules, interconnected through an on-chip bus or
a network-on-chip [5]. As feature sizes scale with advanced processing
technologies, the number of processing units in multi-core architectures
dramatically increases. Fig. 1.11 shows that the number of cores inte-
1This figure is based on a similar figure found in the course slides given by
Prof. S. Amarasinghe of MIT http://groups.csail.mit.edu/cag/ps3/pdf/6.189-info-
session.pdf
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grated in a single IC has started to ramp-up in the beginning of the 21st
century. Recent multi-core architectures integrate a number of process-
ing units, multi-level memory hierarchy, an interconnect module, and
in the case of embedded domain, special peripherals such as analog-
to-digital converters (ADC), co-processors, or wireless RF antennas.
This architecture, which is known as Multiprocessor Systems-on-Chip
(MPSoC), has been widely used in various domains. An example of
recent MPSoC utilization at the high performance computing systems
level is data-intensive computing systems, which is also known as the
fourth paradigm [6]. Another example for MPSoC utilization is found
at the embedded systems domain, with small- or tiny-size computing
systems, such as on-body [7] or in-body [8] health monitoring systems.
1.1 3D-ICs for Augmented Performance Per Unit Area
While the performance of computing architectures has been enhanced
by MPSoCs, MPSoCs’ performance has been recently challenged by
increased propagation delay, primarily due to longer interconnects [9].
This is mainly due to the increased wire-to-gate delay ratio. This de-
lay would lead to degraded MPSoC performance or increased energy
consumption.
This delay limitation, combined with the continued demands for in-
creased integrated functionality while preserving the performance and
area efficiency, have led to the development of vertically-integrated 3D
ICs. 3D integration is viewed as an attractive solution to provide in-
creased functionality with better yield, as well as a technique of com-
bining several technologies in a single enclosure (package) [10]. From
a design perspective, 3D integration can be split into the following
categories:
• Monolithic 3D integration [11]. This integration technology
fabricates the tiers serially at the transistor granularity, within a
single fabrication process. From the bottom tier, the correspond-
ing transistors are fabricated then a substrate layer is placed on
top where another tier is fabricated. These layers are connected
with vertical interlayer vias. Thus, this integration technology is
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promising in terms of providing higher density and performance
gains.
• 3D stacking (also referred to as Parallel 3D integration) [10].
This integration technology stacks vertically 2D die layers to form
a single 3D IC. To enable the communication and power delivery
to these dies, there are several techniques adopted such as wire
bonding, microbumps, and through-silicon vias (TSVs). TSVs are
vertical wires that carry power and signals between different dies,
which are etched in the silicon substrate between the 2D dies.
In this survey, we primarily target 3D stacked ICs with several
digital logic dies and TSV-based interlayer communication. We refer
to the targeted 3D ICs throughout this review by 3D multiprocessors
systems-on-chip, or 3D MPSoCs.
3D MPSoCs are multi-layered stacked 3D ICs, where each die con-
tains a number of processing units, memory modules, and other pe-
ripheral and interconnection units. Examples of typical 3D MPSoCs
integrate a number of processing layers that contain all the processing
units, and a number of memory layers. Another 3D MPSoC example is
where the processing units and the memory modules are co-placed in
each die of the 3D stacked layers. These examples have been shown in
previous works [12, 13], and are shown in Fig. 1.2, which includes an
UltraSPARC T1 [14] version of a 3D MPSoC. This vertical integration
of logical modules brings several benefits to multi-core architectures,
which are as follows:
• Vertical stacking shortens the wiring length between two mod-
ules. In this respect, the propagation delays, which are recently
dominated by interconnect delays [15], are dramatically reduced
leading to an increased performance of 3D MPSoCs. Thus, 3D
MPSoCs would outperform 2D MPSoCs.
• 3D MPSoCs allow heterogenous integration of different compo-
nents, such as DRAM on multi-core architectures [13]. 3D MP-
SoCs enhance the memory access bandwidth and throughput, by
bringing the memory modules (e.g. DRAM) to the top or bottom
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Figure 1.2: Schematic view of a 4-tier 3D MPSoC with different architectures [12].
of processing layers. This would enable high-speed, massively-
parallel data access to these stacked DRAM layers.
1.2 Thermal Issues in 3D MPSoCs
Despite the performance and throughput enhancements that 3D MP-
SoCs bring, 3D MPSoC designs face major challenges, particularly in
the extreme elevated temperatures accompanied with high-performance
designs.
While technology continues to scale-down the transistor features,
MPSoCs voltage supply (Vdd) could not be scaled down accord-
ingly [16]. Recent work [17] (Fig. 1.3(a)) has shown that the supply
voltage scaling is saturating that, if combined with increased integra-
tion within a unit area due to reduced transistor features, leads to an
increase in power consumption. In this respect, multi-core architectures
design trends have taken the direction of increasing the power density
by integrating more processing units on the chip (with a fixed chip
area), as shown in Fig. 1.3(b). If the MPSoC power density keeps in-
creasing, it will eventually reach the same magnitude of nuclear power
plants [4, 18].
With such increased power densities, MPSoCs face a tremendous
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promise of radically new technologies becoming commer-
cially viable. In our view, the solution to this energy crisis is
the universal application of aggressive low-voltage operation
across all computation platforms. This can be accomplished
by targeting so-called Bnear-threshold operation[ and by
proposing novel methods to overcome the barriers that
have historically relegated ultralow-voltage operation to
niche markets.
CMOS-based technologies have continued to march in
the direction of miniaturization per Moore’s law. New
silicon-based technologies such as FinFET devices [2] and
3-D integration [3] provide a path to increasing transistor
counts in a given footprint. However, using Moore’s law as
the metric of progress has become misleading since im-
provements in packing densities no longer translate into
proportionate increases in performance or energy effi-
ciency. Starting around the 65 nm node, device scaling no
longer delivers the energy gains that drove the semicon-
ductor growth of the past several decades, as shown in
Fig. 1. The supply voltage has remained essentially con-
stant since then and dynamic energy efficiency improve-
ments have stagnated, while leakage currents continue to
increase. Heat removal limits at the package level have
further restricted more advanced integration. Together,
such factors have created a curious design dilemma: more
gates can now fit on a die, but a growing fraction cannot
actually be used due to strict power limits.
At the same time, we are moving to a Bmore than
Moore[ world, with a wider diversity of applications than
the microprocessor or ASICs of ten years ago. Tomorrow’s
design paradigm must enable designs catering to applica-
tions that span from high-performance processors and
portable wireless applications, to sensor nodes and medical
implants. Energy considerations are vital over this entire
spectrum, including:
• High-performance platforms, targeted for use in data
centers, create large amounts of heat and require
major investments in power and cooling infra-
structure, resulting in major environmental and
societal impact. In 2006 data centers consumed
1.5% of total U.S. electricity, equal to the entire
U.S. transportation manufacturing industry [4],
and alarmingly, data center power is projected to
double every 5 years.
• Personal computing platforms are becoming increas-
ingly wireless and miniaturized, and are limited by
trade-offs between battery lifetimes (days) and
computational requirements (e.g., high-definition
video). Wireless applications increasingly rely on
digital signal processing. While Moore’s law ena-
bles greater transistor density, only a fraction may
be used at a time due to power limitations and
application performance is therefore muzzled by
power limits, often in the 500 mW–5 W range.
• Sensor-based platforms critically depend on ultra-
low power ( W in standby) and reduced form-
factor ðmm3Þ. They promise to unlock new
semiconductor applications, such as implanted
monitoring and actuation medical devices, as
well as ubiquitous environmental monitoring,
e.g., structural sensing within critical infrastruc-
ture elements such as bridges.
The aim of the designer in this era is to overcome the
challenge of energy efficient computing and unleash
performance from the reins of power to reenable Moore’s
law in the semiconductor industry. Our proposed strategy
is to provide 10X or higher energy efficiency improve-
ments at constant performance through widespread
application of near-threshold computing (NTC), where de-
vices are operated at or near their threshold voltage ðVthÞ.
By reducing supply voltage from a nominal 1.1 V to 400–
500 mV, NTC obtains as much as 10X energy efficiency
gains and represents the reestablishment of voltage scaling
and its associated energy efficiency gains.
The use of ultralow-voltage operation, and in particular
subthreshold operation ðVdd G VthÞ, was first proposed
over three decades ago when the theoretical lower limit of
Vdd was found to be 36 mV [5]. However, the challenges
that arise from operating in this regime have kept sub-
threshold operation confined to a handful of minor mar-
kets, such as wristwatches and hearing aids. To the
mainstream designer, ultralow-voltage design has re-
mained little more than a fascinating concept with no
practical relevance. However, given the current energy
crisis in the semiconductor industry and stagnated voltage
scaling we foresee the need for a radical paradigm shift
where ultralow-voltage operation is applied across appli-
cation platforms and forms the basis for renewed energy
efficiency.
NTC does not come without some barriers to wide-
spread acceptance. In this paper we focus on three key
challenges that have been poorly addressed to date with
respect to low-voltage operation, specifically: 1) 10X or
greater loss in performance, 2) 5X increase in performance
variation, and 3) 5 orders of magnitude increase in functional
failure rate of memory as well as increased logic failures.
Fig. 1. Technology scaling trends of supply voltage and energy.
Dreslinski et al.: Near-Threshold Computing: Reclaiming Moore’s Law Through Energy Efficient Integrated Circuits
254 Proceedings of the IEEE | Vol. 98, No. 2, February 2010
(a) Voltage and energy scaling
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portable electronics. In the latter situations, there is a 
basic trade-off between the available functionality and  
the need to carry heavy batteries to power it.  
Despite tremendous progress over the past three 
decades, modern silicon transistors are still over three 
orders of magnitude (>1000×) more energy inefficient 
than fundam nt l physic l limits, as shown in 
Fig. 1(a). These limits have been e timated as 
approximately 3kBT ≈ 10–20 J at room temperature f r 
a binary swi ch wit  a single electron and energy lev l 
separ tion kBT, where kB is the Boltzmann constant 
and T is the absolute temp rature [3]. In the average 
modern microprocessor the issipated power is  
due, in approximately equal parts, to both leakage 
(or “sleep”) power and active (dynamic) switching 
power [4], as detailed in Section 2. Power dissipation 
is compounded at the system level, where each CPU 
Watt demands approximately 1.5× more for the supply, 
PC board, and case cooling [1]. Such power (mis)use 
is even more evident in syste s built on otherwise 
power-efficient processors, e.g., in the case of the 
Intel Atom N270 (2.5 W power use) which is typically 
paired up with the Intel 945GSE chipset (11.8 W power 
u e) [5]. At the ther extreme, ata centers require 
50%–100% a ditional energy for cooling (Fig. 1(c)), 
which is now the most important factor limiting their  
performance, n t the ha dware itself. 
If present growth trends are maintained, data center 
and overall electronics power use could reach one 
third of total U. S. consumption by 2025 [1]. Worldwide, 
the growth trends could be even steeper, given that 
technologically developed regions such as the U. S., 
 
Figure 1 Energy and power dissipation from transistors, to CPUs, to data centers. (a) Switching energy of modern silicon transistors is
still over 1000× higher than fundamental physical limits, but on a trend toward them [3]. (b) Near-exponential in rease of CPU ower density
in recent decades has flattened with the introduction of multi-core CPUs (solid lines show approximate trends); by comparison, the
power density on the surface of the sun is approximately 6000 W/cm2 [2]. (c) Data center power use in the U. S. doubled in six years,
with an extremely large proportion devoted to cooling. (d) Approximate breakdown of total power used by digital electronics in the
U. S., where data are available [1, 6, 8] 
(b) Power density scaling
Figure 1.3: Voltage/Energy [17] and power density [18] scaling trends.
increase in heat generation that has a direct impact on the lifetime of
MPSoCs. This increased heat gener tion leads to high temperature in
the MPSoCs. While high-frequency single processing units have faced
the si ilar case of high temperatures, the th rmal profil of MPSoCs
can have a more severe impact. This is ainly related to the localized
heat generation of the everal processi g units f MPS Cs. Thus, the
localized heat generation creates several localized high temperatures,
w ich is known as th r al hot spots. The exist nce of sever l thermal
hot spots would imply ha the e are other l calized c ld spots, which
leads to the c eation of the undesirable spatial the mal gradi nts. More-
over, the time-varying nature of workload processing requirements, or
even w en the proce sing go to power- p and power-down cycles,
leads to temporal thermal cycles [19] formation. To demonstrate the
MPSoC the al issues, an ex mpl of various hot spots location and
thermal gradient is shown in Fig. 1.4(b). This figure shows a thermal
response s shot of he UltraSPARC T1 (Niagara) [20] MPSoC o a
typical workload execution.
While hig -density 2D MPSoC f ce strong thermal challenges,
these challenges are more prominent in the vertically-stacked 3D MP-
SoC [21, 12]. Due to the vertical tacking of different dies, the thermal
resistance of 3D MPSoCs is significantly increased to alarming val-
ues [12], ompared to the increased temper tur we demonstrat in
the case of 2D MPSoCs. This is mainly due to the increased and non-
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(a) Layout (b) Temperature
Figure 1.4: Floorplan layout and thermal response of the UltraSPARC T1 MP-
SoC [20].
uniform thermal resistance at different stacked layers, based on their
relative heat dissipation paths using conventional techniques such as
placing heat sink on top of the top-most layer. For example, Fig. 1.5
shows the temperature of an emulated 3D MPSoC. This emulator is
built by stacking 4 heat dissipation tiers on a substrate tier. In each
of the heat dissipation tiers there is a number of controllable micro-
heaters that are used to emulate the heat generation pattern of pro-
cessing units similar to the actual pattern of each processing unit. In
addition to these micro-heaters, there is a number of thermal sensors
to capture the thermal profile of this emulator. This 3D thermal emu-
lator has a heat sink placed at the top-most layer. The temperatures
shown in this figure indeed confirm the expected high temperature and
thermal gradient values of prospective high-performance 3D MPSoCs.
Thus, it is expected that high-density high-performance 3D MP-
SoCs are more prone to hot spots and thermal gradients. The existence
of hot spots, thermal gradients, and thermal cycles heavily affect the
MPSoC (2D and 3D) operation and lifetime, as shown in the following
section.
1.3 Thermal Impact on 3D MPSoC Reliability and Perfor-
mance
High temperature is undesirable in 3D MPSoCs operation due to the
different device and interconnect reliability and degraded performance
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Figure 1.5: Thermal state of a 5 tier (4 thermal dissipating tiers + 1 substrate base
tier) high-density MPSoC thermal emulator. Temperature values are in Kelvin [22].
sources that are highly affected, directly and indirectly, by this rise
in temperature. These sources would affect the reliability of 3D MP-
SoCs by accelerating the processor aging or the Mean-Time to Fail-
ure (MTTF) [23], which is the statistical average time for the MP-
SoC to breakdown permanently, as well as creating irreversible func-
tional failures in the computation modules (e.g., storage) that limit the
full utilization of these modules. In addition to the impacted reliabil-
ity, high 3D MPSoC temperature would eventually lead to degraded
performance by reducing the operating frequency due to increased
propagation delays or reduced energy-efficiency resulted from the in-
creased leakage power consumption. Thus, it is important to identify
the temperature-induced reliability and degraded performance sources
and elaborate more on their corresponding impact. The following para-
graphs give an overview of these sources:
Bias Temperature Instability (BTI) [24]. This factor causes insta-
bilities in the device behavior, due to the stress applied on the bias
(e.g., a negative bias on the gate source voltage of a PMOS transistor).
BTI can be split to two types, namely Negative BTI, which is related
to the PMOS device stress, and Positive BTI, which is related to the
NMOS device stress. The main degraded parameter due to BTI is the
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threshold voltage, as shown in prior work [24]. The change in threshold
voltage during stress (increase in threshold voltage) and release times
(decrease in threshold voltage) has a dependency on a number of fac-
tors, which includes temperature [25]. Higher operating temperatures
indeed have a direct impact on the threshold voltage based on BTI,
which results in longer circuit delays and increase in dynamic power
consumption.
Hot-Carrier Injection [26]. Hot-carrier injection occurs when a car-
rier gains enough energy to tunnel from the transistor source or drain
to the dielectric material. This even accompanied with a rise in the de-
vice temperature. Hot-carrier injection occurs at normal temperature
range, but the injection rate is increased as the operating (or stress)
temperature is increased [27]. Based on the above observations, hot-
carrier injection could lead to thermal positive feedback loop situation,
i.e., the injection leads to increase in temperature that may trigger an
increase in the injection rate. Consequently, hot-carrier injection would
lead to thermal run-away.
Time-Dependent Dielectric Breakdown (TDDB) [28, 29] in high-k
device dielectric and low-k interconnect dielectric. This is modeled as
trap generated that leads to a leakage path through the oxide layer of
the transistor. This is also referred in literature as gate oxide break-
down. TDDB has an exponential dependency on temperature [28] that
accelerates the failure of a transistor by breaking down the dielectric,
hence forming a constant conducting path. As a consequence, the faulty
transistor would be permanently in a conducting state.
ElectroMigration (EM) in metallic interconnect [30]. Electromigra-
tion is a phenomenon that occurs in the IC interconnects (metal layers)
due to high current densities. EM leads to a shift in the conducting
ions location, hence causing a breakdown in the interconnects. EM has
a strong dependency on the temperature resulted from the utilization
of the IC and the joule self-heating of the interconnects due to the high
current density. In this respect, higher operating temperatures would
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eventually lead to a breakdown of the metal layer, which may result in
a complete failure of the IC.
Subthreshold Leakage Current [31]. Subthreshold leakage current is
one of the sources of leakage current, and hence static power consump-
tion in MPSoCs. It is the drain-source current of a transistor oper-
ating in the weak inversion region. Unlike the strong inversion region
in which the drift current dominates, the subthreshold conduction is
due to the diffusion current of the minority carriers in the channel.
Subthreshold leakage is found to be the dominant component in the
overall leakage current sources [32]. Subthreshold leakage current has
a strong dependency on the operating temperatures with a sensitivity
of 8− 12x/100oC [31].
The aforementioned sources can lead to system failure if no proper
measures are taken. But these sources also degrade the MPSoCs (2D
and 3D) operation from its original (also called time-zero) operating
conditions. The following paragraphs highlight more on these affected
parameters:
Mean-Time To Failure [23, 31]. The mean-time to failure would be
heavily impacted due to the temperature impact on Time-Dependent
Dielectric Breakdown (TDDB), Electromigration (EM), as well as
stress migration and thermal cycling.
Temperature-Dependent Propagation Delays [33]. This change in
the time required for a signal to travel between two modules is related
to the thermally-induced delays in the logic gates (e.g. resulted from
BTI), as well as the increase of the interconnect resistivity (e.g. resulted
from Electro-migration). Another cause for the propagation delay is in
the clock skew between different modules experiencing diverse thermal
stress. In this respect, propagation delays have a strong dependency not
just on the overall thermal state of the IC, but on the spatial thermal
gradient as well. Indeed, previous work reports that a spatial gradient of
40oC would create a 10% clock skew between different modules within
a single IC.
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Temperature-Dependent Leakage Power [31]. Leakage power is one
of the sources of static power consumption in MPSoCs. The leakage
power is a cause of various elements, such as the reverse-biased junc-
tion leakage current and the subthreshold leakage. These elements have
a strong dependency on the operating temperatures. In fact, it has been
shown by previous work that the leakage power has an exponential [34]
dependency on temperature. Thus, it is crucial to prevent the operat-
ing MPSoCs from entering thermal runaway situations. Temperature-
dependent leakage power may not be viewed as a failure mechanism,
but high leakage power would cause a significant degradation in the
power efficiency, as it would surpass the dynamic power consumption,
where dynamic power is the effective power used in computations and
is mainly workload dependent.
1.4 Advanced Cooling Technologies for 3D MPSoCs
To address the increasing thermal rise of 3D MPSoCs, several research
initiatives have explored several advancing cooling strategies for the
target architectures. For instance, there has been several research ef-
forts to insert dummy thermal through-silicon vias (TTSVs) [35] to
dissipate the heat generated from the layers further from the heat sink
in a more efficient way.
Another advanced cooling technology uses injected fluids (single- or
two-phase), between the different layers of the 3D MPSoCs. This cool-
ing methodology, which is also known as interlayer liquid cooling [36],
is achieved by manufacturing a cavity layer, for example rectangular
microchannels or micro pin-fin structures [37], on the back-side of each
silicon layer. A typical structure of 3D MPSoCs consists of two or
more silicon tiers, which contain the processing and storage elements
of the system. The communication between these tiers is realized with
through-silicon vias (TSVs) that are etched in the residual silicon slab.
To account for inter-tier liquid cooling, the porous cavity is realized by
etching porous structures of different form and shapes (cf. Fig. 1.6). In
the example shown in Fig. 1.6, the micro-channels are built, and dis-
tributed uniformly, in between the vertical layers for liquid flow. The
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Figure 1.6: Layouts of the interlayer liquid-cooled 3D MPSoCs [38].
fluid flows through each channel at the same flow rate, but the liquid
flow rate provided by the pump can be dynamically altered at runtime.
Manufacturing 3D MPSoCs with TSV interconnections and mi-
crochannels requires a series of microfabrication processes, namely (1)
deep-reactive-ion-etching (DRIE) process for anisotropic silicon etch-
ing of both TSV openings and backside microchannels (cf. Fig. 1.7); (2)
conformal thin film deposition for TSV sidewall insulation; (3) electro-
plating for conductive layer formation; (4) grinding for chip thinning,
and finally (5) wafer- or die-level bonding for the stacking. A simpli-
fied illustration of a 3D stack with inter-tier liquid cooling is shown in
Fig. 1.8.
Despite the benefits that liquid cooling brings in terms of significant
thermal reduction, liquid cooling adds additional challenges to obtain
a balanced thermal state with low spatial thermal gradients. As the
coolant flows in microchannels, it experiences sensible heat absorption
along the path [41]. This results in the coolant temperature increase
from inlet to outlet, which causes a thermal gradient formation on the
MPSoC surface even when the heat dissipation is uniform, as shown
in Fig. 1.9(a). More commonly, in 3D MPSoCs with non uniform heat
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200µm
Figure 1.7: SEM photos the wafer Back-side with the inlet-outlet openings while
showing the micro-channels [39].
Figure 1.8: Simplified illustration of 3D stack with inter-tier liquid cooling [39].
dissipations, the existing thermal gradients and hot spots are aggra-
vated by this characteristic of interlayer liquid cooling, as shown in
Fig. 1.9(b). As a result, thermal gradients proliferate in 3D MPSoCs
with liquid cooling. These gradients cause uneven thermally-induced
stresses on different parts of the MPSoC, significantly undermining
overall system reliability [31] (cf. Section 1.3.
From these observations we deduce that these new advanced cool-
ing technologies bring both additional benefits and challenges. Thus,
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(a) Uniform heat flux (b) UltraSPARC T1
Figure 1.9: Steady-state temperature distribution of a 14mm x 15mm two-die 3D
IC with (a) uniform (combined) heat flux density of 50W/cm2 and (b) the Ultra-
SPARC T1 (Niagara-1) chip architecture [14]- the (combined) heat flux densities
range from 8W/cm2 to about 64W/cm2. Direction of the coolant flow is from the
bottom to the top of the figure [40].
it is crucial to find an optimized methodology to apply these technolo-
gies, alongside conventional 2D temperature balancing techniques in
the context of resource-efficient temperature-aware 3D MPSoCs. Our
interest in resource-efficiency varies from area to applied energy.
1.5 Survey Overview and Outline
In this survey, we provide an extensive survey that covers temperature-
aware design optimizations and run-time management schemes for 3D
MPSoCs, to avoid the rapid degradation of these architectures due to
the thermal impact on reliability. The survey shows how the state-
of-the-art tackles the thermal issues in the emerging 3D MPSoCs that
include advanced cooling mechanisms, such as thermal-through-silicon-
vias (TTSVs) and interlayer liquid cooling. We perform this survey
exploration in a top-down manner to cover all the temperature-aware
aspects in the target architecture. In particular, we provide two main
research directions that tackle the thermal issues, namely:
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1. Design-time technological solutions and temperature-
aware optimizations. In this category we explore various tech-
niques that address, at design-time, the means of generating
and dissipating heat in 3D MPSoCs. This includes the optimiza-
tion of new advanced cooling and heat dissipation mechanisms,
temperature-aware floorplanning, and design-time optimization
of different parameters that would affect the thermal behavior of
3D MPSoCs.
2. Run-time thermal management mechanisms. We show in
this category the various temperature-affecting knobs in the tar-
get 3D MPSoC, and how the state-of-the-art utilizes these knobs
in developing several run-time thermal management mechanisms.
1.5.1 Related Survey Works
Our proposed survey overlaps with several surveys that exist in lit-
erature. An initial survey in thermally-aware design [42] explores the
various design-optimization mechanisms for MPSoCs, both planar 2D
and vertical 3D. In particular, this previous survey explains the various
modeling framework approaches and explores thermal-aware floorplan-
ning, and the means to recover from temperature-induced parameters
degradation such as run-time shifts. However, there is no exploration for
advanced cooling mechanisms, other design-time optimization mecha-
nisms, or run-time thermal management techniques, which are explored
in our proposed survey.
There is a recent survey work that explores various thermal man-
agement mechanisms for processing architectures [43]. In this previous
survey, several mechanisms for balancing temperatures in 2D and 3D
MPSoCs are explored, namely thermal sensor placement, run-time ther-
mal management, floorplanning, operating system/compilation tech-
niques, and a brief exploration on liquid cooling. However, this survey
does not provide a systematic classification of the temperature opti-
mization research field. In our proposed survey, however, we provide
our classification in a more systematic methodology that follows a top-
down reasoning to cover most of the research directions in 3D MPSoC
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temperature optimization.
Finally, another survey explores thoroughly vertical integration in
3D ICs [44]. This previous work explores the various electronic-design
automation tools needed for 3D architectures. Then it explores the
various architecture flavors in 3D ICs, namely 3D field programmable
gate arrays (FPGA) and 3DMPSoC designs. Thus, this previous survey
work is complementary to our proposal.
1.5.2 Survey Organization
This survey starts with providing an overview of the recent thermal
modeling approaches developed for the target 3D MPSoC architec-
tures in Section 2. In Section 3, we explore the design-time optimiza-
tion schemes to minimize the temperature-oriented issues in 3D MP-
SoCs. Section 4 shows our exploration in run-time thermal manage-
ment schemes for 3D MPSoCs. We first start by stating the various
temperature-affecting control knobs, then we show the classification of
different management schemes that use these knobs to balance the dis-
sipated heat in the target architecture. Finally, we summarize our work
in this survey in the conclusion.
2
Thermal Modeling for 3D MPSoCs
In this section, we explain the fundamentals of heat transfer of the tar-
geted 3D MPSoCs, as it is a basic requirement for developing the ap-
propriate thermally-aware optimization schemes. Based on these heat
transfer fundamentals, we highlight on the state-of-the-art thermal
modeling frameworks.
2.1 Heat Transfer Principles
Due to the hybrid solid-fluid material composition of the targeted 3D
MPSoCs that may include interlayer liquid cooling (solids in the silicon
dies, fluids in the used cooling material), the heat transfer in this target
architecture is based on three factors, which are as follows:
1. Heat flow via conduction in solids, which occurs between the
adjacent die layers or within the layer.
2. Convective heat transfer at the solid-liquid interface at the
microchannel walls.
3. Sensible heat transport via mass flow of fluids from inlet to
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Figure 2.1: (a) Control volume of a solid with heat conduction. (b) Control volume
of a liquid (coolant) with heat conduction and convection [45].
outlet inside the microchannels (or liquid-carrying cavity struc-
tures).
The modeling of heat flow via conduction in solids begins with
Fourier’s law [46, 45]. Consider a control volume of a solid R as shown in
Fig. 2.1(a). The energy balance for this control volume can be written
using the following integral equation:
∂
∂t
∫
R
ρ uˆ dR+
∫
S
(−k∇ T ) .~n dS =
∫
R
q˙ dR, (2.1)
where ρ is the density of the material, uˆ is the enthalpy, S is the surface
area of the control volume, k is the thermal conductivity of the material,
~n is the unit normal vector on the surface of the volume and q˙ is
the volumetric heat generation rate inside the volume. In the above
equation (Eq (2.1)), the first term on the left hand side is a volume
integral representing the amount of heat energy stored in the volume.
The second term is a surface integral representing the loss of heat from
the volume due to heat conduction. The term on the right hand side
is a volume integral representing the heat generation rate inside the
volume due to conversion from another form of energy, which is the
electric switching activity in the case of the target 3D MPSoC. Thus,
taking the limit R → 0, applying Stoke’s theorem [45], and assuming
the material has isotropic thermal conductivity (that is, the same value
of thermal conductivity in all directions), the above integral equation
reduces to the following diffusion equation:
cv
∂T
∂t
+
(
−k∇2 T
)
= q˙, (2.2)
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Figure 2.2: Convective heat transfer at the solid-liquid interface of a microchannel.
where cv is the volumetric specific heat of the material and T is the
temperature of the control volume.
Modeling the convective heat transfer at the interface between a
microchannel wall and a flowing liquid (as seen in Fig. 2.2) traditionally
begins with the Newton’s law of cooling as described by the following
equation [47]:
q
′′
s = h (Ts − T∞) , (2.3)
where q′′s is the heat flux at the surface entering/leaving the solid, Ts is
the temperature of the solid surface, T∞ is the temperature of the fluid
bulk and h is the heat transfer coefficient at the surface. Combining the
above equation with the Fourier’s law at the interface in steady state
assuming one dimensional heat transfer (Fig. 2.2):
q
′′
s = −kf
∂T
∂y
∣∣∣∣
y=0
, (2.4)
Then we can write the heat transfer coefficient as:
h = −kf∂T/∂y|y=0
Ts − T∞ , (2.5)
where kf is the fluid thermal conductivity. The heat transfer coefficient
in (2.5) is derived by studying the fluid flow nature, the hydrodynamic
and thermodynamic developing layers and the thermal properties of the
fluid to compute the terms on the right-hand side. It is then typically
expressed in the form of a dimensionless parameter of the flow called
the Nusselt number Nu [47, 45].
Once the parameters for convective heat transfer at solid-liquid in-
terfaces are computed, they can be combined with Fourier’s law to
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solve for the temperatures in the entire structure. While inside the
solid parts of the structure (2.1) are used for this purpose, inside the
fluid parts an additional term must be included to account for the heat
transfer associated with the liquid flow, in order to account for the rise
in T∞ as it flows from inlet to outlet absorbing heat (sensible heat
transport), as shown below:
d
dt
∫
R
ρ uˆ dR+
∫
S
(−k∇ T ) .~n dS+
∫
S
(
ρ hˆ
)
~u · ~n dS =
∫
R
q˙ dR, (2.6)
2.2 Thermal Modeling Frameworks for 2D/3D ICs
The mentioned factors in Section 2.1 have been used before in various
modeling techniques. For heat conduction modeling, numerical tech-
niques involve the discretization of the above partial differential equa-
tion (Eq. 2.2) first in space, creating ordinary differential equations.
Next, the ordinary differential equations are numerically integrated in
time to solve for the temperature at the relevant points in space and
time in a given computational domain. The first step is usually accom-
plished by either finite-element [48] or using compact finite-difference
frameworks such as HotSpot [46]. In the case of alternate direction im-
plicit method (ADI) [49], the discretizations in space and time are done
simultaneously and the solving in both domains are intertwined.
In the case of convective heat transfer modeling, finite-volume meth-
ods are used in traditional numerical fine grained simulators such as
ANSYS CFX [50], where the microchannel and the surrounding struc-
tures are divided into very small cells, and the three-dimensional fluid
velocity profile and the temperatures are simultaneously computed by
solving the flow of fluids, governed by the Navier-Stokes equations, and
the Fourier’s law equations respectively in three dimensions. Hence, the
computations of convective heat transfer at solid-liquid interfaces (i.e.
terms in (2.5)) are implicit in this method. Such methods, while being
accurate, are extremely slow and are not desirable in complex struc-
tures such as interlayer liquid-cooled 3D MPSoCs.
To model the thermal behavior of the target architectures, many
other approaches have been proposed for this problem. For example,
one dimensional methods such as [36] can be used to simplify the heat
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Figure 2.3: A simple one-dimensional model for forced convective cooling in mi-
crochannels [36].
transfer problem by assuming that heat enters vertically from the sil-
icon surface into the fluid in the microchannel via a vertical thermal
resistance that combines the conduction resistance and the convective
resistance at the solid-liquid interface. This is illustrated in Fig. 2.3.
In order to take into account the rise in fluid temperature as it accu-
mulates heat from inlet to outlet, another thermal resistance (Rheat) is
used to represent the sensible heat absorption connecting to the inlet
of the microchannel where a constant temperature boundary condi-
tion is applied. This method, while being easy to build and solve for,
oversimplifies the problem and does not account for non-uniform heat
fluxes generated by the heterogenous multi-core 3D MPSoC, and the
three-dimensional spreading of heat in the structure surrounding the
microchannel. Hence, the applicability of this model is limited.
2.3 Compact Thermal Modeling for 3D MPSoCs
Compact thermal models for MPSoCs have been widely used in design-
space thermal explorations [52] and developing thermally-aware opti-
mization schemes [12], as they provide superior speed-ups with accept-
able accuracy compared to the finite-element methods. Initial work on
faster modeling approach has been conducted by Koo et al. [51]. In this
modeling approach the governing heat transfer equations are employed
via the finite difference method and applied to a discretized volume of
the 3D ICs. The main assumption in this work is that the heat is dissi-
pated vertically from the silicon tiers to the microchannels. As shown
2.3. Compact Thermal Modeling for 3D MPSoCs 139
1, jwT
jfT ,
1jQ
zgvˆ
zgvˆ
jQ
jwT ,
dzz
zjfim |, dzzjfim |,
Layer j+1 
Layer j 
Water 
 flow 
Figure 2.4: Schematic of microchannels and implemented in a 3D circuit and ther-
mal modeling of microchannel cooling for a 3D circuit. Only one channel is analyzed
in a cooling layer by geometric and thermal symmetries. Dotted lines indicate the
discretized control volume used the model [51].
in Fig. 2.4, a resistive network is generated which is governed by the
following equations:
d
dz
(
kw,z,jAw,j
dTw,j
dz
)
= q′′j p+ hconv,jη0(w + d)(Tw,j − Tf,j−1)(2.7)
hconv,jη0(w + d)(Tw,j − Tf,j) + (Tw,j
−Tw,j+1/Rth,j) + (Tw,j − Tw,j−1/Rth,j−1)
m˙
dif,j
dz
= hconv,jη0(w + d)(Tw,j − Tf,j) (2.8)
+hconv,jη0(w + d)(Tw,j+1 − Tf,j)
where q′′j is the applied heat flux at the jth layer, Tw,j and Tf,j
are the average local temperatures of the solid wall and the fluid, re-
spectively. The subscript (j) indicates the property of the jth layer.
The pitch of microchannels (distance between two adjacent microchan-
nels) is denoted as (p). The depth and width of the microchannel are
represented as (d) and (w), respectively. The forced convection coeffi-
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cient for heat transfer between the solid wall and the working fluid is
hconv,j . The fluid enthalpy per unit mass (if ) is expressed in terms of
local thermodynamic equilibrium fluid quality (x). The effective ther-
mal conductivity of solid in the (z) direction is kw,z,j and Aw,j is the
effective solid cross-sectional area. Rth,j is the conduction thermal re-
sistance between control points on layers (j) and (j+1) and η0 is the
overall surface efficiency, which is employed to simplify the temperature
variation in the (y) direction within the channel walls.
This work while seems promising at its publication time, has not
provided any validation support to the models. Moreover, this model
could only provide steady-state thermal profiles without any transient
thermal behavior insights. Thus this model is indeed limited to be
applied as-is for realistic 3D MPSoC thermal exploration and run-time
thermal analysis and management.
To enhance the previous model, Kim et al. [53] have extended the
previous model to account for lateral thermal dissipations and non-
uniform heat flux distribution scenarios. This work explores several
fluid inlet configurations, as well as the potential of two-phase cooling.
This advancement however, is still applicable to the steady-state case.
The 3D-ICE [41] compact thermal modeling framework has been
proposed for transient thermal simulation of 3D MPSoCs with inter-
layer liquid cooling. This model has been extensively validated for ac-
curacy against fine-grained numerical simulations as well as measure-
ments from real liquid-cooled emulated ICs [41, 54].
In this modeling framework, finite-difference approximations are
applied to the aforementioned equations (2.2) and (2.6). When finite-
difference approximation is applied to (2.2), the given volume of solid
is discretized into “thermal cells" along the 3 cartesian coordinates
to generate a thermal grid. Thus, electrical analogy is invoked here
with the temperature represented by voltage, heat flow represented by
electric current [46], the first term on the left hand side in (2.2) as a
capacitor and the rest of the discretized represented as conductances,
giving rise to an RC circuit [41, 45]. Then, for a given thermal cell of
length l, width w and height h as shown in Fig. 2.5(a), the compact
thermal model consists of six resistances representing the conduction of
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Figure 2.5: (a) Equivalent electrical circuit for heat conduction in a solid thermal
cell. (b) The 3D-ICE model for a liquid thermal cell [41].
heat in all the six cartesian directions and a capacitance representing
the heat storage inside the cell.
In the case of liquid cells, the microchannel layers in the 3D MPSoC
are divided into thermal cells similar to the other solid layers as de-
scribed before. Next, for each thermal cell inside the microchannel, an
equivalent electrical representation similar to Fig. 2.5(a) is constructed.
The only difference of this cell with respect to the solid cell is the av-
erage velocity of the fluid through the cell with fluid entering from the
front end and exiting from the rear end of the fluid cell as indicated
in Fig. 2.5(b). Based on the discretization of (2.6) and by invoking the
electrical analogy, the velocity-related term can be translated into a
voltage-controlled current source in the equivalent RC circuit. These
voltage controlled current sources model the transport of heat from the
inlet to the outlet of the microchannel and, hence, account for the rise
in temperature of the coolant as it flows through the microchannel.
3D-ICE has been shown its accuracy when validated against the
commercial computational fluid dynamics (CFD) simulation frame-
work, i.e. Ansys CFX [50]. Simulation results show that 3D-ICE
achieves peak temperature error of only 3.4% while providing 975x
speed-ups when compared to CFD simulations [41] (cf. Fig. 2.6(a)).
More advances show that 3D-ICE can even reach speed-ups up to
13478x with 10% peak temperature error [54]. Finally, the recent vali-
dations against a realistic test bed [55] show that 3D-ICE achieves an
average error of 8.5% with respect to experimental thermal measure-
ments of the test bed (cf. Fig. 2.6(b)).
Despite the accuracy of 3D-ICE, recent work [56] highlights the lim-
142 Thermal Modeling for 3D MPSoCs
0.3 0.4 0.5 0.6
40
50
60
70
80
90
Time (s)
Te
m
pe
ra
tu
re
 o
C
 
 
CTTM− 48 mL/min
CTTM− 24 mL/min
CTTM− 12mL/min
CFX− 48mL/min
CFX− 24mL/min
CFX− 12mL/min
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1 19.85 
19.9 
19.95 
20 
20.05 
 
  
Data 
3D-ICE 
Time (sec) 
Te
m
pe
ra
tu
re
 (o
C
)  
Figure 2.6: Validation of 3D-ICE simulations against (a) Ansys CFX CFD simu-
lation [41]. (b) Experimental measurements of a 3D test bed [55].
itations of this tool. For instance, 3D-ICE ignores the fluid entrance and
the accompanying thermo-hydrodynamic developing region. Thus, 3D-
ICE tends to under-estimate the liquid-cooling thermal gradient. More-
over, 3D-ICE neglects the thermal effects of TSVs on the overall 3D-IC
thermal profile. In this respect, Qian et al. propose 3D-ACME [56]
a compact thermal modeling framework that takes into consideration
the impact of TSVs and the microchannels entrance region. By taking
these two factors, 3D-ACME manages to reduce the error with respect
to finite-element methods to 0.2% which is one order of magnitude less
than the error of 3D-ICE with respect to finite-element methods (4.1%).
However, 3D-ACME is a steady-state modeling framework that has a
higher runtime for large problem size compared to 3D-ICE. Thus, 3D-
ACME cannot be used for runtime thermal monitoring of 3D MPSoCs
with time-varying workload conditions.
2.4 Summary
In this section, we have shown the basic heat transfer principles that
are used in various thermal modeling frameworks. We have shown the
thermal conduction in solids, convection and sensible heat absorption
in fluids. These factors are later used in the different modeling frame-
works we have shown, which are either dedicated to 3D MPSoCs or
2.4. Summary 143
generalized to various modeled platforms. We have elaborated more on
the compact thermal modeling concepts of 3D MPSoCs, due to their
effective utilization in various temperature-aware explorations.
3
Temperature-Aware Design Optimizations for
3D MPSoCs
The continued scaling and integration in Multiprocessor Systems-on-
Chip (MPSoCs) designs have caused an increase in the power density.
This increase has augmented the heat generation in MPSoCs, hence
higher operating temperatures. These temperatures lead to acceler-
ated degradation rates in various thermally-induced parametric fac-
tors [31] (cf. Section 1.3), such as electro-migration (EM) [30], bias-
temperature instability (BTI) [24], gate oxide breakdown [29], propaga-
tion delays [57, 58], leakage power [59], and power/ground integrity [31].
Thus, it is crucial to design these high-power density MPSoCs in a
thermally-aware manner to abate the mentioned degradation factors,
even before experiencing the non-homogenous time-varying workload
characterizations. It is worth mentioning that these thermally-aware
designs should be designed to handle two pivotal parameters, namely
the overall thermal state of the system defined by peak temperatures
(hot spots) and balancing the temperature distribution within the MP-
SoC platform (thermal gradients).
While the mentioned thermal issues are alarmingly rising in high
power-density MPSoCs, they are even more furious in the prospective
vertically-stacked 3D MPSoCs [21, 12]. This is mainly due to the in-
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creased and nonuniform thermal resistance at different stacked layers,
based on their relative heat dissipation paths using conventional tech-
niques such as placing heat sink on top of the top-most layer. With
limited surface exposure to the heat sink, temperature in 3D MPSoCs
exacerbates since the inner layers do not have a direct access to heat
sink for effective heat removal.
The accompanied high temperatures of these 3D MPSoCs have
triggered the research and development of design-time cooling solu-
tions. Research directions include better heat dissipation paths such
as thermal through-silicon vias (TSV) insertion [35, 60], temperature-
aware floorplanning [61], and using active cooling techniques such as
forced convective liquid cooling [36, 62, 63, 53] and thermoelectric cool-
ing [64, 65] techniques.
Despite the benefits that new cooling technologies bring to 3D MP-
SoCs, these techniques can bring additional challenges if not optimized
properly. Moreover, if these techniques are applied to arbitrary 3D MP-
SoC architectures, without any temperature-aware consideration, sev-
eral resources such as cooling energy can be over-utilized. Thus, it is
crucial to optimize, at design-time several temperature-related features
of 3D MPSoCs, which has been already performed in literature through
several directions and approaches.
In this Section we provide a detailed state-of-the-art review on the
design-time optimization techniques of 3D MPSoCs that target thermal
attenuation and balancing. At the outset, temperature-aware design
optimization can be classified to mechanisms that optimize the heat
generation and the flow in the 3DMPSoC, and techniques that optimize
the heat dissipation paths from the 3D MPSoC to the surrounding
environment. In this review, we refer to these mechanisms as on-chip
and off-chip design-time optimizations, respectively. We start by the
on-chip optimization mechanisms in Section 3.1. Then, we explore the
off-chip optimization mechanisms in Section 3.2. Finally, we summarize
the contents in Section 3.3.
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3.1 On-Chip Design-Time Optimizations
The first category we elaborate in this survey is related to the heat gen-
eration and dissipation patterns inside the 3D MPSoC, hence the term
on-chip optimization. It is important to mention that this exploration
does not include how the heat is removed from the target system. In
the case of targeted 3D MPSoCs, on-chip design optimization can be
classified to the following categories. The first category is related to the
heat generation of each computational module. This can be optimized
either by the way the modules are designed or utilized. The second
category elaborates the thermal impact different modules have on each
other, which we refer to as on-chip heat dissipation. Please note that
this category is different from off-chip heat dissipation as the former
category is related to the intra-chip heat dissipation inside the 3D MP-
SoC, while the latter category is concerned with the inter-chip heat
dissipation between the 3D MPSoC and the surrounding environment.
In the following subsections, we explore the state-of-the-art works that
belong to the mentioned categories.
3.1.1 Heat Generation Optimization
Power, or heat, generation in computing systems can be adjusted at
design-time to prevent reaching any thermally-based critical situation.
Since computing systems design is defined by the target platform archi-
tecture and application characteristics, addressing the power (or heat)
generation at design-time can be split between techniques that are ap-
plied at the platform level and techniques that are applied at the ap-
plication and mapping level. These general trends can be followed in
2D and 3D MPSoC design optimizations. Thus, we demonstrate the
state-of-the-art in these directions in the case of both planar 2D and
3D MPSoCs.
Platform Oriented At the platform level, different modules can be de-
signed to reduce the overall power density, hence heat generation, while
preserving the system functionality. This approach has been taken re-
cently in low-power (hence low temperature) processor designs such as
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ARM big.LITTLE processing architecture [66]. Another approach at
the platform level is to reduce the operating power supply of the plat-
form to near-threshold values [17]. Near-threshold computing allows
the processing units to operate close to the voltage threshold value
of the used transistor, hence reducing the overall power and thermal
density.
In the case of 3D MPSoCs, recent work proposes multiple supply
voltages utilization to optimize the voltage islands distribution in 3D
MPSoCs [67]. In this work, a temperature-aware voltage island gen-
eration methodology is proposed that formulates this problem as a
mixed-integer linear programming (MILP) problem. The main aim in
this work is to minimize the thermal hot spots in 3D MPSoCs while
keeping the performance and timing requirements satisfied. The in-
terdependency between power and heat densities made it feasible to
formulate this problem and achieve significant results.
Another work utilizes various microarchitectural techniques to con-
trol the thermal hot spots in 3D MPSoCs via thermal herding [68]. This
technique explores different architectural disciplines by splitting several
microarchitectural blocks between the different layers of 3D MPSoC to
enhance the throughput while controlling the thermal hot spots such
as register file and integer adder splitting, as shown in Fig. 3.1 and
Fig. 3.2. This splitting is based on general application trends and the
significance of particular instructions or data locations to the execution
flow. When thermal herding is applied to a 2-tier 3DMPSoC, significant
enhancement in the performance figures is obtained when compared to
conventional 3D integration, by 51% mean performance improvements.
This performance improvement is accompanied with 12% power sav-
ings, with 5K peak temperature reduction.
Application and Mapping Oriented In addition to platform level
techniques, the operating applications can be designed to alleviate the
heat generation of the processing unit. For example, recent work [69]
distributes the idle time between the tasks running on the same pro-
cessing unit to allow for a cool-down period between running tasks.
This work applies a distribution time heuristic and non-linear program-
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Figure 3. Thermal Herding in register files: examples
where (a) a low-width value only requires circuit activ-
ity on the top die, and (b) a full-width value requiring
reading state from all four die.
stages. The complementary case of a conservative or safe
misprediction does not cause pipeline stalls, although it is a
missed opportunity to reduce processor switching activity.
In the next few sections, we discuss some critical mi-
croarchitecture components of our Thermal Herding 3D mi-
croarchitecture.
3.1. Register Files
We partition each 64-bit entry in the register file such
that each word (16-bits) reside on a separate die. This
word-partitioned 3D register file organization reduces the
access latency and the dynamic power consumption [32].
We use width prediction to enable early determination of
gating control signals in advance of the actual register file
access. On a predicted low-width instruction (Figure 3(a)
shows such an access for R0), only the top die portion of
the register file is active. When we access only the top die,
the power density characteristics are similar to that of a pla-
nar register file, and the activity is isolated to the top die
(adjacent to the heat sink). In the case of a predicted full-
width access (R3 in Figure 3(b)), all four die are active.
The top die (LSB’s) contains a width memoization bit
for each entry that indicates whether the remaining three die
contain non-zero values. On reading the width memoization
bit, the processor compares it to the predicted width. If the
width prediction is low and the actual width is full, then
the processor performs two actions: (1) it gates (stalls) the
previous stages of the register file and enables the logic on
the remaining three die, and (2) it corrects the instruction’s
width prediction to prevent any further stalls in the rest of
the pipeline.
In a superscalar processor, the register file must provide
operands for many instructions in parallel. To maintain an
in-order dispatch process, any register file stall due to an
unsafe misprediction prevents all later (in program order)
instructions from dispatching to the out-of-order backend
of the core. All instructions that suffer from unsafe mis-
predictions in a group can be serviced in parallel in the next
cycle, and therefore any group of instructions (those access-
ing the RF in the same cycle) can induce at most one stall
for the entire group regardless of whether one or all of them
had unsafe mispredictions.
Note that the register file access latency not only impacts
the number of cycles in the conventional “branch mispredict
detection” pipeline, but it also affects post-commit latencies
such as the time required to copy committed values from the
physical register file to the architected register file.
3.2. Arithmetic Units
We explain the 3D integer adder; however, the concepts
presented here can be extended to the design of other arith-
metic units. Figure 4 shows a 4-die implementation of a
standard tree-based adder. The portion of the adder that
adds the least significant 16-bits resides on the top die clos-
est to the heatsink. In the cycle prior to execution, a conven-
tional processor can make use of issue information to decide
whether to clock gate the higher-order bits of the adder to
save dynamic power (¬ in Figure 4). Even though the reg-
ister file provides memoization bits that indicate if an in-
struction’s operands are low-width, a full-width prediction
initiates access to the entire adder because two low-width
operands may generate a full-width result (e.g., adding two
16-bit values may result in a 17-bit sum). Figure 4-­ shows
the additional input to the clock-gating logic to gate the bot-
tom three die of the adder.
There are two possible unsafe width misprediction sce-
narios. The first is a misprediction on an instruction’s in-
put operands. If the predictor predicts that an instruction is
low-width but its operands are actually full width, then the
instruction’s arithmetic unit is not fully enabled at the start
of execution. This results in a one cycle stall to re-enable
the upper 48 bits of the arithmetic unit. The second type
of misprediction is on the output of the arithmetic unit. In
the case of output width misprediction, the width mispre-
diction may not be known until several cycles into the com-
putation (for pipelined functional units) and so we force any
instruction with an unsafe output width misprediction to re-
execute. While these mispredictions can induce a perfor-
mance penalty, the accuracy of the width predictor prevents
this from being a serious problem.
When the adder deals with low-width values, our ap-
proach not only reduces total power but also maintains
comparable power density as the original planar adder im-
plementation. Arithmetic units that are wire-intensive,
e.g., shifters and multipliers, will benefit even more from
the wire reduction. Hence, 3D functional units with Ther-
mal Herding are simultaneously faster and lower power
while having a similar power density profile as the planar
functional units when handling low-width values.
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Figure 3.1: Thermal Herding in register files: examples where (a) a low-width value
only requires circuit activity on the top die, and (b) a full-width value requiring
reading state from all four die [68].
ming to optimize the idle time placement. Other work [70] proposes
a pseudo instruction scheduling technique for VLIW processors that
maps parallel instructions to the coolest functional units, and gives for
each instruction a possible list of thermally-inactive functional units
for temperature reduction.
3.1.2 On-Chip Heat Dissipation Optimization
As mentioned earlier, this subclass achieves thermal reduction via intra-
MPSoC (or inter-module) heat dissipation adjustments. Such adjust-
ments can be done at the platform level, where the microarchitecture
of the MPSoC (2D and 3D) modules and the accompanying middle-
ware have major impact on the heat flow and propagation of the target
architecture. Additionally, the adjustment of heat flow can be managed
by application level customizations, both algorithmic and mapping,
such that the application impact on heat spreading is minimized.
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Figure 3.2: Thermal Herding in an integer adder with the most active least signif-
icant bits placed on the top die [68].
Platform Level . Previous works have investigated the rearrangement
of various hardware modules within the MPSoC to minimize the global
thermal impact, which is also known in literature as temperature-aware
floorplanning. Initial work on temperature-aware floorplanning [71] has
shown its significant impact on reducing the peak temperature. This
work has defined a metric called thermal diffusion that resembles the
lateral heat dissipation. This metric has been used in an optimiza-
tion problem to maximize the gains of thermal diffusion. Other similar
works have proposed simulated annealing utilization [72] or genetic al-
gorithms [73] to achieve temperature-aware floorplanning.
In the context of 3D MPSoCs, temperature-aware floorplanning has
also been extended by including the interlayer thermal dissipation and
interconnect characteristics [74, 72, 75, 61]. For example, initial work
has been proposed [76] for temperature-aware microarchitectural floor-
planning. The main objective in this work is to place the processing
submodules of a single processor in several layers such that the wire
lengths and the temperatures are minimized. To achieve this, a mixed
integer linear programming (MILP) problem is formulated to minimize
the weighted sum of performance, area and thermal-related aspects.
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Figure 3.3: Power profile of two layered (a) microchannel cooled and (b) conven-
tional air cooled 3-D ICs with thermal aware placement [52].
Results show that this floorplanning approach reduces the peak tem-
perature by 24% when compared with performance-driven floorplan-
ning approach. Another work uses simulated annealing to minimize
the temperature of 3D MPSoC via floorplanning [75] by considering
the additional power consumption of the interconnects.
As for liquid-cooled 3D MPSoCs, Mizunuma et al. use their thermal
model to explore floorplanning solutions [72] to homogenize tempera-
ture distributions in this architecture [52]. In particular, this work ex-
plored the impact of the Polish expressions-based, simulated annealing
(SA) thermal placer [72] on the allocation of modules in liquid-cooled
3D MPSoCs. The results in this work, which is further assisted by the
observations in other work [38], show that in the case of liquid cooled
3D MPSoC, temperature-aware floorplanning follows the trend of plac-
ing more heat dissipating modules at the fluid inlet port, while lower
heat dissipating modules at the outlet port, which is different than the
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Figure 3.4: Temperature profile of two layered liquid-cooled 3-D ICs with (a)
random and (b) thermal aware placement [52].
case of air cooling as shown in Fig. 3.3. In other words, the optimal
heat dissipation pattern for temperature-aware floorplanning would be
monotonically decreasing from the distance of the fluid inlet port, which
would generate the optimal thermal map as shown in Fig. 3.4.
Application Level. The application mapping to a specific MPSoC
has a significant impact on the corresponding thermal behavior. This
mapping can be performed at design-time, where several temperature-
aware compilation schemes have been proposed. Previous work [77]
proposes register file reallocation technique for VLIW processors to
homogenize the resulted temperature distribution within a VLIW pro-
cessor. This work uses register renaming and variable live range split-
ting to achieve uniform thermal distribution. In addition, other work
on thermally-aware register file utilization [78] targets the homogenous
use of register window-based processing architectures. This work vir-
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tually splits the application to a number of smaller sub-applications,
where each sub-application is assigned to a different register window for
better thermal dissipation. This work manages to reduce the peak tem-
perature by 11% and the thermal gradient by 38%. While this research
branch has shown its effectiveness in the case of planar 2D MPSoCs, it
is yet to be explored for 3D MPSoCs.
3.2 Off-Chip Design-Time Optimizations
Off-chip optimizations primarily target the customization of heat dis-
sipation paths of the different tiers in 3D MPSoCs to the heat sink
layer(s). Significant research efforts have been invested to find tech-
niques that aid in heat removal (also referred by vertical dissipation)
from the 3D MPSoC. In the context of this survey, heat removal is de-
fined as dissipating the local generated heat of a certain module to the
surrounding environment outside the 3D MPSoC. These techniques aid
in better heat removal by providing better means of thermal dissipa-
tion without any external effort (power) requirements, which is referred
to in this text by Passive heat removal techniques. Alternatively, heat
removal can be enforced by the use of Active techniques, where an ex-
ternal effort (power) and medium are required to enhance this off-chip
heat dissipation. Typical examples of active cooling mechanisms in-
volve liquid [36] and thermoelectric [65] cooling methods, while passive
cooling examples include thermal through-silicon vias (TTSVs) [35].
3.2.1 Passive Heat Dissipation Optimization
Prior work related to this category has investigated using new materi-
als, with better thermal properties than silicon, in the fabrication pro-
cess. For example, Carbon nanotubes [79] and Graphene [80, 81] are
recently proposed materials to be used in the transistor fabrication,
which are characterized by high thermal conductivity values. Another
approach introduces other passive elements in the ICs. Particularly,
thermal through-silicon-vias (TTSVs) [60, 35, 82] have been recently
proposed to alleviate the corresponding thermal issues for 3D MPSoCs.
Thermal TSVs provide a good thermal conducting medium to transfer
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(a) No TTSVs (b) With TTSVs
Figure 3.5: The thermal profile of multi-tier 3D IC with and without TTSVs [82].
the generated heat from the lower layers to the heat sink for an overall
better thermal performance.
An early work on thermal vias insertion and optimization has been
performed [82]. This work has used an iterative method of TTSVs
insertion while deducing the resulted thermal state by finite-element
analysis. The resulted thermal vias density determines the thermal
conductivity of the surrounding region. Results have shown the sig-
nificant temperature enhancement with the TTSV insertion. As shown
in Fig. 3.5, this work manages to significantly reduce the 3D IC thermal
profile by up to 47.1% while incurring 1.19% area overhead for TTSVs
occupation.
Previous work [35] proposes the optimization of the thermal TSVs
(TTSVs) locations both horizontally and vertically in 3DMPSoCs. This
work formulates the horizontal placement of TTSVs as a constrained
nonlinear programming problem, while providing a fast solving heuris-
tic for this formulation. This formulated heuristic achieves near-optimal
solution (within 1% deviation from the optimal one) while achieving
200x solution time speed-ups. In addition, this work formulates the
vertical placement of TTSVs as a convex optimization problem, hence
guaranteeing a global minimization of the vertical heat dissipation from
the lower layers to the heat sink. This work manages to reduce the
TTSV density demand to satisfy a certain thermal constraint by 68%
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(b) With TTSVs
Figure 3.6: Temperature distribution of 3D-IC top layer [35].
compared to the state-of-the-a t [74], with signific nt reduction in the
thermal profile as demonstrated in Fig. 3.6.
Another work [83] uses the previous algorithm and combines it with
another optimization problem that targets whitespace redistribution to
optimize further the TTSV insertion, with better heat dissipation prop-
erties and reduced performance degradation. This work deduces the
TTSV requirements for each block and uses this deduced information
to formulate a linear programming problem to distr bute th whites-
pace in the targeted 3D MPSoC to meet the TTSVs requirements.
This opti ization is also combined with performance requirements as
another objective.
Temperature-aware routing of lateral thermal wires and vertical
thermal vias has b en propo ed [84]. This work adds the utilizati of
lateral thermal wires, which are signal non-carryi g wires thus have no
electric functionality. These thermal wires utilize the residual routing
racks from sign l wires routing to distribute the heat more evenly in 3D
MPSoCs. Thermal wires provide direct connectivity to vertical ther al
vias for more heat dissipation capabilities. The insertion of thermal vias
a d wires in this work has been formulated as a linear programming
problem to minimize the temperature of thermal hot spots, while using
the minimal thermal vias and wires.
Another recent work studies the impact and utilization of power
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distribution networks (PDN) to remove the generated heat in 3D MP-
SoCs [85]. This work shows that power distribution network populated
with interlayer vias can aid significantly in reducing the temperatures
of 3D MPSoCs and monolithic 3D ICs. Significant thermal reductions
are observed that can enable various dies of a 3D MPSoC to operate
at higher power density figures while keeping the thermal constraints.
3.2.2 Active Heat Dissipation Optimization
In some cases where passive techniques are not sufficient, active cool-
ing methodologies provide the required support. A typical example in
active cooling techniques is injected air cooling [86]. Forced air cool-
ing injects air at different volumetric flow rates through the mounted
heat sink to augment the convective heat transfer between the hot
plate and the surrounding environment. Thermoelectric cooling is an-
other active technique that removes the heat from the IC by using a
series of actively-connected devices on top of the target IC [65]. When
these devices are electrically active, they transfer the heat from the IC
to the surrounding environment using the Peltier effect. Other active
techniques involve cooling the targeted computing system by fluids,
single or two-phase. For example, a recent cooling methodology pro-
poses using hot water to cool-down server processing units [87], which
is now deployed in the AQUASAR data-center. More recent research
efforts propose interlayer liquid cooling for 3D MPSoCs [36], where a
single phase coolant is injected in silicon-etched microchannels within
the integrated layers. This injection causes the forced convective heat
transfer from the processing elements to the coolant. This methodology
is being extended to incorporate two-phase cooling [88], where the fluid
phase change absorbs significant thermal energy values, hence cooling
down the target 3D MPSoC. Additional research efforts have investi-
gated micro pin-fin structures [89, 90] for enhanced single-phase fluid
cooling potential. While these active cooling mechanisms are shown
to be effective in heat removal, these techniques can be over utilized,
hence resulting in resources (e.g. energy) inefficiency. In this respect,
active cooling mechanisms require design optimization for their efficient
application.
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convective resistance Rconv and conductive resistance Rcond
surrounding it, thereby changing the cooling performance of
micro-channels. From equation 6, increase in micro-channel
dimension will also lead to increase in pumping power.
3 Motivation and problem de-
scription
Conventional micro-channel designs spread the entire surface
to be cooled with micro-channels. Their cooling effectiveness
is quite high and they have been reported to support heat den-
sities as high as 700W/cm2 [9]. While this might be sufficient
for cooling modern CPUs, the associated pumping power can
be quite high. Figure 4 shows the pumping power required to
maintain the 3D chip below temperature constraints (85℃)
for different chip power profiles using the conventional ap-
proach of spreading micro-channels all over each tier. The
power profiles are generated using the method described in
section 7. For each power profile, we find the minimum ∆p
required to maintain the chip temperature within constraints
(under some given micro-channel dimension) and then esti-
mate the pumping power under this ∆p using equation 6.
As we can see, pumping power increases very fast as the to-
tal chip power increases. Future 3D multi-core CPUs would
exhibit very high power densities, so the cooling power re-
quired is significant. Hence controlling micro-channel pump-
ing power is very important.
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Figure 4: Pumping power vs chip power consumption
Modern CPUs exhibit significant variation in power and
thermal profiles on chip. For example, typical CPU designs
are generally very hot in areas surrounding ALU and cooler
around caches. Spreading channels across the whole chip
though help in reducing the temperature at hotspots, over
cools areas that are already sufficiently cool. This is wasteful
from the point of view of pumping power. Another issue re-
lated to 3D-IC is the presence of TSVs that connect signals,
power/ground between layers. These structures constraint
the uniform spreading of micro-channels by limiting the ar-
eas where channels could be placed [10].
Future 3D multi-core CPUs would exhibit very high power
densities, necessitating the need for sophisticated micro-
channel cooling infrastructure with non trivial pumping
power. Our previous work investigated the non-uniform
allocation of micro-channels which achieved great cooling
power savings. In this work, we further explore the thermal
and hydrodynamic characteristics of micro-channels, and the
following problems/improvements are examined:
1. Micro-channel placement (“placement”): Our first
problem investigates non-uniform allocation of micro-
channels in such a way that we allocate the smallest
number of channels at the right locations that provide
sufficient cooling. To achieve further improvements over
our previous work [3], we proposed a sophisticated way
to find good initial micro-channel distribution, and im-
prove the micro-channel design iteratively. We call this
problem “placement” problem.
2. Co-optimization of micro-channel placement and sizing
(“sizing”): Proper selection of micro-channel dimension
wa could further improve the cooling effectiveness since
heat resistance Rheat, convective resistance Rconv and
pumping power Qpump all depend on micro-channel di-
mension. So we investigate co-optimization of micro-
channel placement and sizing. We call this problem “siz-
ing” problem.
3. Runtime pressure drop/flow rate control (“manage-
ment”): Based on our micro-channel structure, we inves-
tigate dynamic thermal management schemes by tuning
the pressure drop across the micro-channels (which is
equivalent to tuning the fluid flow rate through micro-
channels) at runtime. We call this problem “manage-
ment” problem.
4 Micro-channel placement
The first problem investigates non-uniform allocation of
micro-channels for given channel size wa and pressure drop
∆p. The problem is formally stated as follows:
Problem Statement: Given a 3D-IC design, its power dis-
tribution is a function of the architecture and application.
Assuming the power profile is given (this assumption will be
generalized later), and we know a set of locations as poten-
tial target locations for micro-channels (see figure 5) (all lo-
cations containing TSVs and other structures have been re-
moved from this set). We’d like to find the number and loca-
tions of channels such that the temperature all over the chip
is within acceptable limits while minimizing the number of
channels (assuming pressure drop ∆p and channel dimension
wa are fixed):
unknowns : N,~b
min N
s.t. T (N,~b) ≤ Tmax, ∀grids
(7)
Here, N is the number of micro-channels, ~b is a vector repre-
senting the locations (in x and y directions in figure 5) of all
micro-channels. Note that in z direction the channel encom-
passes the whole chip. When pressure drop ∆p and micro-
channel width wa are given, this objective basically minimizes
the pumping power. For a given allocation of micro-channels,
the thermal resistive network can be used to estimate the
temperature profile (using equation 3). Finding the location
of the channels is a complex NP Hard problem (proof omitted
for brevity). Now we describe an iterative heuristic that finds
a good solution.
Figure 5: Potential locations of micro-channels: (a) uniform
spreading, (b) non-uniform spreading
4.1 Heuristic for micro-channel place-
ment
Our heuristic is based on iterative improvement. Starting by
placing micro-channels at all potential locations (finding the
potential micro-channel locations will be discussed in section
4.2), we then iteratively remove channels until further removal
results in thermal violations. The details are provided in al-
gorithm 1.
Algorithm 1 Heuristic for micro-channel placement
Starting from micro-channels placed at all potential locations:
1. Initialize the cost (defined below) for each micro-channel;
2. Repeat:
3. Remove micro-channel with the lowest cost;
4. Generate the new resistive thermal model;
5. Estimate the temperature profile T
6. If T ≤ Tmax, update cost, and go to step 2; else stop.
The algorithm is rather simple where we assign a cost to
each micro-channel which represents the impact of removing
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Figure 3.7: Potential locations of micro-channels: (a) uniform spreading, (b) non-
uniform spreading [94].
For the case of liquid-cooled 3D MPSoC, previous wok [91] proposes
a channel clustering methodology where microchannels are grouped
into clusters of channels. Within a single cluster, the channels have the
same flow rate in order to customize the cooling effort based on the
demands of computing elements. Recently, the same authors [92] ex-
tend t eir previous work by proposing an energy-efficient microchannel
clustering technique where the primary aim is to minimize the pumping
energy consumed to achieve a given peak temperature constraint.
Another work by Shi et al. [93] proposes a customized non-uniform
channel allocation technique, where the density of the etched mi-
crochannels reflects the cooling demands of various regions of the MP-
SoC, as shown in Fig. 3.7. However, the channel allocation technique
primarily targets the improvement of energy efficiency instead of the
thermal distribution. The same authors have extended this work and
have proposed a methodology that includes the previously proposed
non-uniform channel allocation echanism alongside a run-time ther-
mal management scheme [94] that both manages to reduce the cooling
power consumption by up to 70%, when compared to uniform channel
allocation.
The above mentioned methods are beneficial when the hot spots line
up perpendicular to the coolant flow, but these works do not address the
case where multiple different hot spots lie along the fluid flow direction
in the microchannels.
Brunschwiler et al. investigate channel width modulation, four-port
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and finally dissipates the heat into ambient. To analyze the
heat transfer problem, the system is divided into regular grid
cells with known power density and thermal conductances
between them. The following two steady state equations can
be established for solid and fluid cells, respectively.∑
j
(Tsolid,i − Tj)gij = Pi (1)
∑
i
(Tsolid,i − Tf,k)gik = (Tf,k − Tf,k−1)ρfQ · Cf (2)
where Tsolid,i denotes the temperature of the ith solid cell, Tj
is the temperature of any grid cell j, gij denotes the thermal
conductance between the two grid cells, Pi refers to the power
consumption of the ith solid cell. Tf,k and Tf,k−1 denotes the
temperatures of the kth fluid cell and its upstream cell. ρf , Q
and Cf represents the coolant’s density, flow rate and specific
heat, respectively. A matrix equation can thus be set up and
solved to obtain the temperature of every grid cell.
To calculate the thermal conductances between grid cells,
the theories presented in [7] are followed with entrance effect
consideration to avoid the under-estimation of thermal gradi-
ent. Specifically, the convective conductance of microchannel
fluid cell is formulated as follows:
gconv = hA; h = kfNu/Dh (3)
where h denotes the heat transfer coefficient and A is the
contact area. kf is the thermal conductivity of fluid, Nu
refers to the Nusselt number, and Dh = 2HchWchHch+Wch represents
the microchannel’s hydraulic diameter, where Hch and Wch
denote the microchannel’s height and width, respectively.
III. THERMAL GRADIENT REDUCTION USING
MICROCHANNEL SPLITTING AND SCALING
As shown in Fig. 2, the temperature rise of circuit cells
above ambient can be represented as
δTcircuit = δTchannel + q(Rcond +Rconv) (4)
At steady state, the temperature rise of a channel fluid cell
is proportional to the total amount of heat absorbed since it
enters the channel, which can be formulated as
δTchannel =
∑current location
inlet qi
ρfQCf
(5)
The above formula clearly indicates that the amount of chan-
nel temperature rise depends on the power density of the
region that the coolant flows through, and can be adjusted by
varying the flowrate Q. From the regional view, the spatial
variation of power density makes the temperature rise of
microchannels different from each other. On the other hand,
the power consumption of a particular circuit cell determines
the local heat flux q to be transferred to the coolant, which
creates further temperature variations among circuit cells with
different power densities. Therefore, to reduce the thermal
gradient of microfluid-cooled 3DIC, the microchannels need
to be designed to partially offset (if not completely) the
effect of power density variation and the disparity in coolant
temperature distribution, without increasing the flowrates.
A. Microchannel Splitting by Splitter Placement
From (4), it is evident that to reduce the thermal gradient,
Rconv needs to be made small at downstream regions and
also hotspots that have high q’s. In this work, we propose
a novel microchannel splitting technique to effectively adjust
Rconv . Let the 3D stack be partitioned into m × n grids for
thermal analysis, such that the microchannels are divided into
m sections with equal section length Lchij . As shown in Fig.
3, by depositing etching mask on the substrate to preserve
nsp parallel thin silicon splitters in any microchannel section
during the etching process, the original wide channel can be
divided into nsp + 1 subchannels. As such, the hydraulic
diameter Dh of the subchannels becomes smaller and the
contact area A between circuit cell and channel fluid cell
is substantially increased. According to (3), Rconv can thus
be effectively reduced by the placement of splitters at the
desired sections of microchannels, and the reduction rate can
be regulated by the number of splitters nsp.
δTcircuit
δTchannel
Rcond
Rconv
q
Fig. 2. Thermal resistances
between circuit and channel
cells
Splitters
Chi
Chi(j-1)
Chij
Chi(j+1)
...
...
Wall Wall
...
...
Wch
Hch
...
Fig. 3. Illustration on splitter insertion for
channel splitting
The maximum number of splitters Nsp,max that can be
placed in a microchannel section is constrained by the user-
defined minimum channel width Wch,min and the splitter
width Wsp. To maximally balance the circuit temperature,
Nsp,max is set at the hottest sections. The number of splitters
of other channel sections are then determined according to
their heat generation relative to those sections. For imple-
mentation feasibility, the subchannels shall be wide enough to
prevent high pressure drop. The splitters are deposited evenly
inside the microchannel, with enough thickness for physical
reliability and allowing the through silicon vias (TSVs) to
punch through. In our case studies, we set Wch,min = 20µm
and Wsp = 10µm to provide passages for signal TSVs
with diameters around 5µm. The length of the splitters is
set equal to the channel section length, except for those at
transition regions where consecutive channel sections have
different nsp’s. As illustrated in Fig. 3, when there is a
change in the number of splitters from Chij to Chi(j+1),
the length of these splitters will be reduced to leave a gap
between them so as to avoid uneven share of flow among the
subchannels in Chi(j+1). In our experiments, the splitters at
transition regions are shortened by 10%. Algorithm 1 shows
the proposed heuristic to optimize the placement of splitters
for thermal balancing.
802
Figure 3.8: Illustration on splitter insertion for channel splitting [95].
fluid access, and the use of fluid guiding struc ures for thermal opti-
mization [37, 89]. They show that by changing the channel width from
inlet to outlet, customized cooling can be applied and thus achieve
thermal balancing. However, their channel modulation scheme relies
on heuristics without providing any optimality guarantee.
A recent work by Qian et al. [95] proposes placing a number of chan-
nel splitters, as illustrated in Fig. 3.8, in order to reduce the convective
thermal resistanc at the desired loca i s along the icrochannel. The
main aim is to reduce the peak temperature and balance the temper-
ature of 3D MPSoCs. Results show that this work manages to reduce
the peak and average temperatures by up to 13K compared to straight
channels. However, this reduction may come with the cost of increased
cooling power due to the introduced splitting mechanism.
The recent proposed framework, namely GREENCOOL, optimizes
the active cooling path of microchannel-based interlayer liquid cooled
3D MPSoCs to balance th thermal profile of the target 3D MPSoC
while significantly reducing the active cooling energy demands [96].
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This design-time optimization methodology uses the concept of channel
modulation, where we change the microchannel aspect ratio (channel
width/channel height) to enhance the heat transfer capability from the
target 3D MPSoC via changing the convective thermal resistance [97].
Using the conventional CMOS fabrication process for etching the chan-
nels, such as deep reactive iron etching [98], it is possible to modulate
the width of the channel from inlet to outlet (and hence its aspect
ratio) and create any kind of channel width profile, while keeping the
height of the channels constant. Thus, channel width modulation re-
quires only a change in the patterns on the masks used for etching
channels amounting to minimal additional fabrication costs. To sum-
marize, using careful design it is possible to modify the local channel
aspect ratios so as to contain the pumping power while constraining
the thermal gradients.
To understand how the channel width affects the change in temper-
ature due to convection (∆Tconv) in detail, an analysis is performed on
a single microchannel shown in Fig. 3.9. We start by the following set of
equations governing the Nusselt number (a dimensionless form of heat
transfer coefficient), and the product of friction factor and Reynold’s
number for microchannels, under fully developed conditions [97]:
Nu = 8.235 · (1− 2.0421AR+ 3.0853AR2
− 2.4765AR3 + 1.0578AR4 − 0.1861AR5)
fr · Re = 24 · (1− 1.3553AR+ 1.9467AR2
− 1.7012AR3 + 0.9564AR4 − 0.2537AR5),
(3.1)
where AR is the aspect ratio reciprocal (height/width) of the channel.
Using the Nusselt number, the heat transfer coefficient (a measure of
the amount of heat transferred per unit area for one Kelvin difference
in temperature between the fluid and the microchannel wall surface,
expressed in W/m2K) can be written as:
h = kcoolant ·Nu
dh
(3.2)
where kcoolant is the thermal conductivity of the coolant and dh is the
hydraulic diameter of channel. The effective heat transfer coefficient as
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Figure 3.9: Test structure: a single microchannel cooling a strip of an IC with
uniform heat flux distribution. The figure shows both the 3D and the cross-sectional
views [96].
seen by the junction looking down the channel from the top can be
written by projecting the heat transfer coefficient above from the side
wall surfaces onto the top as follows:
heff = h
2 ∗HC + wC
W
(3.3)
where HC is the height and wC is the width of the channel, and W is
the total width of the structure as shown in Fig. 3.9. The convective
resistance Rconv for this structure can be obtained as a reciprocal of
this quantity. The Rconv for this structure is plotted as a function of wC
in Fig. 3.11, assuming water as the coolant, HC = 100µm,W = 100µm
and varying wC from 10µm to 50µm.
Fig. 3.11 shows that the convective resistance (and also ∆Tconv)
drops quickly as the channel width is reduced. Since the goal is to
modify the convective resistance to compensate for ∆Theat, it can be
postulated that the channel width must no longer be a constant but
instead should be a function of the distance along the channel wC(z).
The width must be larger near the inlet where the fluid temperature
is low and smaller near the outlet where the fluid temperature is high.
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Figure 3.10: Junction temperature distribution for the structure in Fig. 3.9: (a)
with uniform non modulated channel width, (b) with modulated channel width to
compensate for sensible heat absorption [96].
0"
0.05"
0.1"
0.15"
0.2"
0.25"
10" 15" 20" 25" 30" 35" 40" 45" 50" 55" 60"
R c
on
v&(
K&
m
/W
)&
Channel&Width&(µm)&
Bett
er th
erm
al p
rope
rties
 
Figure 3.11: Rconv as a function of the channel width for the structure in Fig. 3.9.
Hence, theoretically, for the case of uniform heat flux, it is possible to
lower the final thermal gradient by steadily modulating the channel
width from inlet to outlet, as shown in Fig. 3.10(b).
GREENCOOL uses this principle in formulating an optimal control
problem to find the optimal channel width profile for each microchan-
nel, from the fluid inlet to outlet ports. The target of this optimiza-
tion is to minimize the peak temperature and thermal gradients of the
3D MPSoC, as well as reducing the energy needed by cooling. When
applied various 3D MPSoC architectures, significant thermal gradient
reductions as well as cooling power savings, with respect to worst-
case designs are achieved. For instance, when GREENCOOL is applied
to different architectural layouts of the UltraSPARC T1 Niagara MP-
SoC [14], a 31% thermal gradient reduction is achieved. Fig. 3.12 shows
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Figure 3.12: Layout of the 3D-MPSoCs used in channel modulation evaluation [40].
the layout of the different two-dies 3D-MPSoCs used in this experiment.
The dies are of size 1 cm×1.1 cm and the heat flux densities range from
8 W/cm2 to 64 W/cm2 in the two dies. Further details about the floor-
plan and power dissipations can be found in pervious works [99, 38, 14].
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Figure 3.13: Thermal gradients observed in the different 3D-MPSoC architectures
dissipating peak and average level heat fluxes, using maximum, minimum and opti-
mally modulated channel widths [40].
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In this experiment, the worst-case (peak) power dissipation of the
3D-MPSoC functional elements [99, 38, 14] (obtained using measure-
ments) are used in the optimization process. GREENCOOL achieves a
thermal gradient reduction of 31% (23oC to 16oC). When the peak heat
flux levels were replaced by average values, this same optimal channel
modulation configuration manages to reduce the thermal gradient by
21% compared to the uniform channel width case. The thermal gradi-
ents obtained for the different cases and for various channel types are
plotted in Fig. 3.13.
In another set of experiments to demonstrate the energy-efficiency
of GREENCOOL, significant cooling energy savings that reach up to
80% has been achieved [96]. Furthermore, GREENCOOL aids in de-
veloping efficient cooling layout in the cases where uniform cavity uti-
lization is infeasible.
3.3 Summary
In this Section, we have explored the various temperature-aware design-
time optimization mechanisms for 3D MPSoCs. We generally split these
mechanisms to two research directions that, on the one hand, optimize
the heat generation and the flow in the 3D MPSoC (on-chip optimiza-
tion), and on the other hand optimize the heat dissipation paths from
the 3D MPSoC to the surrounding environment (off-chip optimization).
In each of these classes, we further classify them into subclasses to high-
light the several research directions that all aim to optimize the thermal
profile of 3D MPSoCs. We demonstrate these optimizations on differ-
ent 3D MPSoC technologies, which include thermal through-silicon vias
(TTSVs) and interlayer liquid cooling. In addition, we have shown our
own contribution in design-time optimization of liquid-cooled 3D MP-
SoCs, namely GREENCOOL. GREENCOOL manages to minimize the
cooling energy demands, as well as the peak temperatures and thermal
gradients of the target architecture.
4
Temperature-Aware Runtime Management for
3D MPSoCs
The recent advances in thermally-aware design-time optimization
schemes, that are explored in the previous section, manage to reduce
the thermal dissipation, as well as the cooling costs, for 3D MPSoCs.
Thus, 3D MPSoCs would be able to achieve maximal operating con-
ditions without incurring significant degradation. However, thermally-
aware design optimization techniques often target the worst-case or
the average-case scenarios [92]. This may not be the usual case, as the
thermal profile of a typical 3D MPSoC is mainly dependent on the
workload conditions [100].
These workload conditions vary based on the processing and mem-
ory access activities [101], as well as the target processing domains. If
the target domain is within the application-specific case where work-
load conditions are known in advance, then design-time optimization
schemes are beneficial [100]. However, in the case of high-performance
computing (HPC), or even in data-dependent domains, large varia-
tions in the processing demands occur that diminish the effectiveness
of the design-time optimization schemes. For example, recent work [102]
demonstrates the significant variation in a typical HPC server workload
in time, as shown in Fig. 4.1. Fig. 4.1 shows the utilization rate of two
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Figure 4.1: Workload-dependent server processing utilization rate variation [102].
Each curve represents the workload activity of a virtual machine that is mapped to
a number of physical processing machines.
virtual machines that are mapped to a number of physical processing
machines.
If the mentioned thermally-aware design optimization techniques
are used as-is in the mentioned various operating conditions, several
cases of overcooling or thermal run-away situations would occur [12].
Thus, it is essential to design run-time dynamic thermal management
(DTM) schemes that adapt either the heat generation, heat flow, or re-
moval for energy-efficiency, thermal balancing, and thermal hot spots
diminishing. These management schemes exploit the utilization of the
existing temperature-affecting control knobs in different layers of ab-
straction of the system, to aid in thermal reduction and balancing. In
addition, a fundamental challenge of any developed thermal manage-
ment scheme is to have minimal performance degradation. If thermal
management mechanism has a significant impact on the processing per-
formance, it interferes with the architectural characteristics, hence con-
sidered a degrading rather than a benefitting element. Being associated
with generated power, implicit thermal balancing can be achieved by
power management. For instance, Ogras et al. [103] propose the con-
trol of power usage in processing elements (PEs) and routers by using
model predictive control at design time, and Bogdan et al. [104] elabo-
rate further this approach by considering both PEs and routers in the
control scheme for voltage and frequency. However, they only consider
power management and do not explore thermal control aspects. In fact,
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consolidating the power consumption in processing elements could un-
dermine temperature issues while the power consumption is reduced.
Thus, explicit thermal management schemes that include temperature
as a key role in optimization or imposing temperature as a constraint
are required for thermal balancing.
In this section, we explore various multi-level thermal management
strategies for 3D MPSoCs. These strategies utilize different control
knobs to achieve holistic, robust, and energy-efficient run-time temper-
ature optimization. We start by showing a classification of the possible
control knobs in 3D MPSoCs in Section 4.1. Afterwards, we explore
the various management schemes based on several classifications. In
particular, we show the trends differences between centralized and de-
centralized management schemes in Section 4.2. Then, we show the
split between reactive versus proactive management techniques in Sec-
tion 4.3. We show the different trends in developing heuristic-based
or algorithmic-based thermal management schemes in Section 4.4. Fi-
nally, we provide a generalized perspective on the thermal management
schemes in Section 4.5 and we summarize the main exploration aspects
of run-time thermal management in Section 4.6.
4.1 Temperature-Affecting Control Knobs
As mentioned earlier, run-time management schemes utilize various
control knobs that either reduce the causes of high heat generation, or
increase the ability of the utilized cooling methodology. In the case of
3D MPSoCs, these control knobs are classified as follows.
Workload Activity Knobs At the software-level (application, system
software, and OS), workloads can be altered and customized such that
they can be thermally-aware. For example, task scheduling and task
migration [105] have been extensively used to balance the workload
on planar 2D MPSoCs [20]. Another example involves the intra-task
instruction scheduling to prevent the processing element temperature
from elevating to alarming values.
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Circuit Switching Activity Knobs This class of control knobs affects
the operating conditions of the processing element. These knobs may
stall the processing element temporarily to reduce the heat generation,
such as clock gating [19]. Alternatively, these knobs may reduce the
operating speed (and/or voltage) of the processing element, which im-
plies lower power consumption, hence lower heat generation, such as
dynamic frequency scaling (DFS) or dynamic voltage and frequency
scaling (DVFS) [19, 106].
Thermal Package Control Knobs The knobs at the thermal package
level are responsible of changing the cooling capacity, which is related
to the injected fluid in the case of 3D MPSoCs with liquid cooling,
or the rotation speed of the cooling fan in the case of air-cooled 3D
MPSoCs. For instance, the volumetric flow rate of the injected fluid
can be varied by changing either the liquid pumping power [99], or
varying the value of a flow-control valve [107].
4.2 Centralized Versus Decentralized Management Schemes
The first classification we explore is centralized versus decentralized
thermal management schemes. This classification relates to where the
thermal management decision is taken. The difference between central-
ized and decentralized management schemes can be briefly observed in
Fig. 4.2. In the centralized category, a single control unit, algorithm,
or a software thread is responsible for the management decision of all
the used control knobs. Centralized thermal management schemes are
preferably used in the following scenarios:
• The number of control variables is fairly low. This implies that
the targeted problem is small and the overhead in creating a
decentralized management scheme is significant with respect to
the gains.
• The targeted problem has significant similarity cases, which
means that several control knobs would follow the same control
decision that a single thermal management unit is sufficient to
deduce this decision.
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Figure 4.2: Schematic diagrams of (a) centralized and (b) decentralized thermal
management schemes.
The decentralized category however, involves a number of small-scale
(or micro) thermal managers that each controls a specific portion of the
whole system, and interacting with each other to achieve a predefined
holistic goal. This category of decentralized management schemes is
beneficial and deployed in the following cases:
• The problem size is large with many control knobs that each re-
quires individual management policy. If a centralized controller is
used instead, it can be found to be impractical in some cases [108].
Furthermore, due to the increased complexity and communication
overhead, a centralized scheme can be infeasible due to the sig-
nificant imposed latency constraints, which cannot be met due to
the significant delays between the centralized controller and the
corresponding control knobs.
• The target problem is highly heterogenous that a single online
centralized management scheme would not generate an optimal
policy, with low complexity, for all of the existing knobs. In fact,
the increased problem complexity is the bottleneck of deploying
a centralized management scheme.
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Decentralized thermal management schemes can be classified to hi-
erarchical and distributed schemes. The hierarchical subcategory in-
cludes a number of management levels, where in the top-most level a
single manager decides the policies that the lower-level managers would
follow to meet the holistic goal known to this top-most manager. More-
over, the inter-manager communication is always from one management
level to the precedent or the succussing levels.
Distributed management is different from hierarchical management
since all small-scale managers are of the same level and they can com-
municate with each other in an ad-hoc manner. In this respect, all
small-scale managers contribute equally in achieving the holistic objec-
tive by several means such as consensus or majority voting.
In the following subsections we demonstrate several state-of-the-
art approaches that use either centralized of decentralized management
schemes.
4.2.1 Centralized Thermal Management Scheme
As mentioned earlier, the centralized thermal management scheme con-
sists of a single management unit. Thus, a single thread-based manager
implemented at the operating system (OS) level is a clear example of
how a centralized thermal management scheme is realized. We briefly
demonstrate several thermal management schemes that exist in litera-
ture.
A centralized management scheme applied at the OS-level for
temperature-aware task scheduling has been previously proposed [109].
This work uses the non-uniform heat propagation pattern found in air-
cooled 3D MPSoC to allocate the tasks, based on their workload re-
quirements, to the processing units. In particular, this work groups the
tasks into sets of super tasks, where each super task is a collection
of a number of tasks. The total workload requirement of each super
task is similar to the rest of the super tasks. Then processing cores are
grouped to super cores, such that a super core contains all the cores
that are vertically-aligned. Then, a one-to-one mapping occurs between
the super tasks and super cores based on the workload requirements
of the super tasks and the temperature of the super cores. Within a
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N be the number of cores per layer. As a super core contains
L cores, a super task should also contain L tasks and there
are N super tasks. The scheduling of N super tasks among
N super cores is now simply a 2D problem, where a balanced
temperature distribution is desired. Hence, we first let each
super task have about the same power, and then balance the
temperatures among super cores by scheduling a relatively
high power super task onto a relatively cool super core.
To balance the power among super tasks, we first sort
the powers of all N × L tasks. Let B1−N be N initially
empty bins. We will fill powers into these bins such that
each bin will contain L tasks, and the total powers of each
bin are about the same. In descending order of powers, we
put each power value into a bin that has the smallest current
total power among all bins. This policy attempts to reduce
the gap between the smallest and the largest total power in
each step, in order to generate a relatively balanced total
power across N bins. Finally, all powers within a bin form a
super task. We remark that our policy is only a heuristic as
an optimum solution may require an exhaustive search. We
aim for a simple, yet low-complexity heuristic because the
scheduler makes the decision at runtime.
Task distribution among and within super cores. The goal
of producing super tasks is to generate relatively balanced
power distribution across super cores. Once the super tasks
are formed, we sum up the temperatures of all L cores in
a super core, and sort them. Similar to the previous proce-
dure, we assign the hottest super core with the super task of
the lowest power, and so on. Figure 5 shows an example of
scheduling 8 tasks onto a 2-layer, 4-core-per-layer, 3D chip.
Step (a)-(c) depict the procedure except for how tasks within
a super task are allocated onto different cores within a stack.
As discussed earlier, the top cores are usually hotter than
the bottom cores in a core stack. Hence, we should allocate
tasks of higher powers onto the bottom cores for better heat
removal. For example, if the temperatures of the cores from
bottom up are strictly increasing, then the tasks allocated to
them should have strictly decreasing powers from bottom
up. Figure 5’s last step illustrates this policy in a two-layer
floorplan
Scheduling procedure. To sum up, on every scheduling in-
terval (8ms in our case), the scheduler performs the follow-
ing steps:
1. Sort the powers of all tasks. Form super tasks. Sort the
power sums of the super tasks from low to high.
2. For each super core, sum up the temperatures for all
cores. Sort the temperature sums for all super cores
from high to low.
3. Create a sequential one-one mapping between the
sorted super tasks and sorted super cores.
4. In each super core, allocate the tasks in their increasing
Figure 5. The temperature balancing-by-stack algorithm.
power order onto the cores with decreasing temperature
order.
Our algorithm involves mostly sorting of the powers
and temperatures. Therefore, its time complexity is
O(NL log (NL)).
A new thermal management scheme. A critical component
in company with our proposed scheduling algorithm is how
to handle thermal emergencies once a core temperature in-
creases above the hardware threshold. Conventionally, such
a core will be put to a low power state through DVFS. In a 3D
chip, since the top cores are usually hotter, thermal emergen-
cies usually occur in the top layers. Moreover, our scheduler
puts cooler tasks on the top layers, which means that those
tasks are more likely to undergo DVFS.
The problems of such conventional thermal management
are twofold. First, the cooler tasks could be penalized more
often than the hotter tasks. For fairness, hotter tasks should
be restrained by the system due to their potential harmful im-
pact to the chip. Second, applying DVFS to the cooler tasks
on the top layers does not yield the same efficiency as in a
2D chip. This is because it takes longer time to cool down
the top cores due to their high power neighbors at the bot-
tom. Therefore, a more rational thermal management should
employ the scalings to the source of an overheating — the
bottom cores that are running high power tasks.
More formally, when core A of a super core S is over-
heated, the thermal management will select core B with the
highest power in S to engage DVFS. B may or may not be
identical to A. Such a thermal management strategy solves
the two above problems effectively. First, cool tasks are not
penalized more often than hot tasks because if a cool task
becomes a temperature victim, the hot task that caused the
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Figure 4.3: Illustration of the centralized management scheme proposed in [109].
single mapping, the tasks within a super task are mapped to the cores
based on the relative distance from the heat sink. Fig. 4.3 illustrates
the grouping of tasks and cores concept in this work. This technique
also combines the task scheduler with DVFS on a 2-tier 3D MPSoC
with 8 P4 Northwood cores [109]. When this technique is applied on
the previously mentioned 3D MPSoC, it achieves the minimal spatial
thermal gradient compared to several task scheduling techniques, in
addition to significant peak temperature reduction that reaches 24oC
when compared to no thermal management application.
Another centralized management scheme was developed for tar-
geting flow rate contr l in interlayer liquid-cooled 3D MPSoCs [91].
In this work, a c ber-physical approach is developed to acquire the
temperat re-related data and apply the flow-rate control mechanism.
The authors allow for non-uniform flow rate control in the 3D MP-
SoC via channel clustering, where in each cluster an arbitrary liquid
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flow rate can be applied. Within each cluster, the management algo-
rithm checks the peak temperature. If the peak temperature exceeds
a predefined threshold, the flow rate is augmented based on the differ-
ence between the peak and threshold temperatures. Similarly, the flow
rate is reduced if the peak temperature drops below another predefined
threshold. With the fine grained non-uniform control of flow rate, this
technique manages to keep the operating temperature of the 3D MP-
SoC below the defined peak threshold (85oC) while saving up to 72.1%
of cooling power consumption, when compared to uniform flow rate
control.
4.2.2 Decentralized Thermal Management Scheme
The structure of a decentralized thermal manager consists of a group of
intercommunicated controllers (cf. Fig. 4.2(b)), either through a hierar-
chical or complete distributed fashions. In the following paragraphs we
demonstrate the state-of-the-art in decentralized management schemes.
Previous work proposed a hierarchical thermal management scheme
to control task assignment, migration, and DVFS in air-cooled 3D MP-
SoC [21]. This previous work explores thermal profiles of adjacent pro-
cessing elements being on the same vertical column (inter-layer adja-
cent) or within the same layer (intra-layer). Based on this analysis,
the authors derive a set of guidance rules to maximize the throughput
locally while minimizing the global thermal profile of the target 3D
MPSoC. These guidelines are later used to derive a combined DVFS
and task migration policy, named THERMOS. THERMOS uses both
OS and hardware layers in the applied schemes, as shown in Table 4.1.
At the OS layer a global thermal-power budget and workload migra-
tion policy is implemented. At the hardware layer, DVFS and clock
throttling control is applied locally to each processing unit to meet
the transient thermal variations to meet the global power and thermal
demands. When compared to a distributed approach for only DVFS
control [19], THERMOS achieves 29% throughput enhancement, while
guaranteeing 0% thermal violation.
Another approach uses agent-based thermal management [110] for
3D MPSoCs. This approach applies proactive temperature-aware task
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Table 4.1: ThermOS Implementation [21]
Oﬄine Derive the lookup table that contains
computation the optimal voltage and frequencies, giventhe activity factor range of on-chip core.
Online
OS
Rebalance
Invoke two routines at the beginning
routine
of each workload migration
time interval (e.g. 20ms) to conduct
inter-layer or intra-layer migrations.
Scheduler
Monitor the activity factors of run-time
routine
processes using performance counters
and determine the global power-thermal
budgeting using run-time lookup table.
Hardware
Local DVFS Proactive distributed DVFS based onglobal guidance and local variation.
Local clock Reactive distributed clock throttlingto guarantee thermal safety.
migration through the communication between different agents to de-
duce the task entering thermal emergency and the most appropriate
physical location to have this task migrated to. In addition, this tech-
nique applies dynamic virtualized inter-task communication to min-
imize the impact of migrating a task to the overall throughput and
performance.
4.3 Reactive Versus Proactive Management Schemes
This class of classification distinguishes between the various thermal
management schemes by giving the answer to the following question;
when the manager applies the control action. The first class of man-
agement schemes apply the control action based on the current mea-
surement, hence called reactive management. The second class however,
applies the control based on the predicted measurement trajectory, tak-
ing a proactive management decision. The main difference in operation
between these two management schemes is illustrated in Fig. 4.4.
The reactive thermal management schemes are dependent on the
current, and possibly the history, of the measured variables, which are
mainly the 3D MPSoC temperatures. This is mainly useful when the
measured variable cannot be easily predicted or when the prediction
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Figure 4.4: Schematic diagram showing the difference between reactive and proac-
tive controllers.
would add instability to the control policy and controlled variable. Re-
active management provides stability and robustness to the controlled
process, but it may fail in handling extreme violation scenarios effec-
tively.
On the other hand, proactive thermal management schemes mainly
rely on the predicted trajectory of the measured variable. The predic-
tion horizon can be of short or long time windows, and it can be a part
of the policy derivation such as model predictive control [111], or the
prediction is decoupled from the control action. Proactive management
schemes prevent reaching any thermal runaway or hot spot threshold
violation, but it has to be applied with very well-formulated problem
to avoid any unstable outcome or oscillatory behavior.
In the following subsections we show the recent state-of-the-art
management schemes that can be classified either reactive or proac-
tive schemes.
4.3.1 Reactive Management
A recent paper proposes a temperature-aware scheduling method
specifically designed for air-cooled 3D MPSoCs [12]. This scheduling
methodology monitors the temperature history of each processing unit
when it executes a workload of certain requirements. From this history,
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the proposed policy places a probability factor that determines the like-
lihood of each core to receive a workload, which is also combined with
the non-uniform heat dissipation nature of the processing units in 3D
MPSoC. This probability (P(k)) is calculated for each time step (k)
and updated as follows:
P (k) = P (k − 1) +W (4.1)
W =
{
βinc ·Wdiff · 1αi : Wdiff ≥ 0
βdec ·Wdiff · αi : Wdiff < 0 (4.2)
Wdiff = Tperf − Tavg (4.3)
where W is the weight factor, Tpref is the preferred operating temper-
ature, Tavg is the average temperature observed in the history window,
αi(0 < αi < 1) is the thermal index of core i that indicates the ability
to dissipate heat from this core to the heat sink and β is an empirically
determined constant to decide the rate of change in the probability
values. If a certain core’s temperature exceeds a predefined thermal
threshold, the corresponding probability is set to zero to avoid any
overhead in the upcoming time window. This policy is also combined
with per-core DVFS which is applied based on the core’s location in the
3D MPSoC and on the thermal state. Experimental results (cf. Fig. 4.6)
show that this policy reduces thermal hot spots by up to 32% with bet-
ter spatial and temporal thermal balancing compared to 2D MPSoC-
based thermal balancing policies, when it is applied to the 2-tier and
4-tier 3D MPSoCs shown in Fig. 4.5. These policies include clock gating
(CGate), temperature-triggered DVFS (DVFS_TT), utilization-based
DVFS (DVFS_util), floorplan-induced DVFS (DVFS_FLP), task mi-
gration (Migr), and adaptive task allocation mechanisms (AdaptRand).
Another thermal management proposal that performs task schedul-
ing on a reactive manner for 3D MPSoCs has been applied [112]. This
proposal mainly targets thermal balancing by thread scheduling and
migration from a core that has its temperature exceeding a certain
threshold to a cold core. In addition this management scheme adds a
constraint for accessing memory units from the processing units, and
takes this constraint into consideration in the scheduling policy.
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Figure 4.5: Schematic diagram of the floorplans used in experimental evalua-
tion [12].
Figure 4.6: Thermal hot spots and performance of the proposed technique in [12],
compared to other thermal management mechanisms.
4.3.2 Proactive Management
Proactive thermal management has been used for job allocation and
scheduling in previous work [113]. This work tries to allocate tasks
based on their relative thermal resistivity path to the heat sink, as
well as the predicted thermal temperature of a certain allocation map.
This work sorts the jobs based on the current thermal profile, either in
ascending or descending orders. Then, for each job in the sorted list, it
is tested by allocating it to a certain core. If the predicted temperature
is below a certain threshold then is allocation is a valid one. Otherwise,
the job is examined for allocation to another core.
A more recent proactive management scheme that relies on model
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predictive controller (MPC) has been proposed [114]. In this work, a
thermal management scheme is developed that controls task schedul-
ing, DVFS, and variable liquid flow rate for interlayer liquid cooled 3D
MPSoC. At each time interval, a new set of workloads arrives, and the
management scheme allocates these tasks to various cores and sets the
corresponding flow rate such that the predicted peak temperature is
reduced while minimizing the 3D MPSoC power consumption (cooling
and computation power). Then for each processing element it applies
MPC to the assigned workload such that the local predicted temper-
ature is reduced while using the minimum computing energy possible
via DVFS.
To evaluate the effectiveness of this thermal control, we compare
it against different state-of-the-art thermal management techniques,
which are as follows:
• Liquid cooling with LB (LC_LB) [115]: It applies the maximum
cooling flow rate, while the jobs are scheduled with load balancing
policy (LB). LB balances the workload by moving threads from a
core’s queue to another if the difference in queue lengths is over a
threshold.
• LUT-based flow rate control with LB (LC_VAR) [99]: It dy-
namically changes the flow rate based on the predicted maximum
temperature, while the jobs are scheduled with LB.
• Fuzzy-logic control (LC_FUZZY) [38]: This mechanism utilizes
fuzzy logic in deriving thermal management mechanism that controls
the variable liquid flow rate and DVFS.
In addition we refer to this management scheme as
LC_PROACTIVE in the following paragraphs. In this evalua-
tion of different thermal management policies, LC_PROACTIVE is
compared with respect to the other management techniques mentioned
above based on the:
• maximum and average temperatures; and
• computational and cooling power consumption.
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Figure 4.7: Peak and average temperatures observed using all the policies, both
for the average case across all workloads and maximum workload on 4-tier 3D MP-
SoC [114].
Thermal impact of all the policies on a 4-tier 3D MPSoC is shown
in Fig. 4.7. This figure shows that LC_LB reduces the peak temper-
ature to 47oC, whereas LC_FUZZY and LC_VAR push the system
into a higher peak of 52oC and 67oC, respectively, but still avoid any
hot-spots. This is the similar case in LC_PROACTIVE, where the
peak temperature reaches 84oC. The alteration between the peak tem-
perature comes from the fact that main target is to reduce the peak
temperature to any value below 85oC. However, since each technique
has a different management policy, with different control elements, the
peak and average temperatures are affected.
Fig. 4.8 shows the total consumed power when running the var-
ious policies on the 4-tier MPSoC with the average workload [114].
Energy consumption values are normalized with respect to the load
balancing policy on the 3D-MPSoC with LC_LB. In this figure,
LC_PROACTIVE manages to reduce the cooling power and the overall
system power by 60% and 23%, respectively, with respect to LC_LB.
Moreover, LC_PROACTIVE even reduces the cooling energy more
than LC_VAR and LC_FUZZY by 40% and 22%, respectively.
4.4 Heuristic Versus Algorithmic Management Schemes
The third classification of 3D MPSoC thermal management divides the
schemes based on the question how the management action is deduced.
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cooling network) [114].
The action can be taken either by using a set of heuristics, which can
be derived from experimental observations, empirical analysis, rules
of thumb, or even expert’s knowledge. Heuristic-based management
schemes are beneficial, hence utilized, in the following situations:
• The targeted problem is highly complex that limits developing an
algorithmic policy, while a crisp set of rules of thumb can easily
deduce a near-optimal management policy.
• The targeted problem is simply-formulated such that a heuristic
approach would perform optimally with a significantly-reduced
overhead and complexity compared to an algorithmic approach.
Another way of taking the management action is through algo-
rithmic development. This approach utilizes the different algorithms
for optimizing the management actions such as linear, convex, nonlin-
ear, dynamic and adaptive dynamic programming, as well as optimal
control theory approaches. Using algorithms is highly beneficial when
the target problem demands a multivariate optimization, with certain
constraints and guaranteed performance outcome. Algorithmic man-
agement schemes usually demand the target problem to be defined as
an optimization one using state-space representation. In the following
subsections we highlight the state-of-the-art management schemes that
follow either approach.
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4.4.1 Heuristic Management
Heuristic-based thermal management scheme developed for interlayer
liquid-cooled 3D MPSoCs has been recently proposed [99]. This ap-
proach targets load balancing while controlling the flow rate of the
injected fluid. The load balancing policy is based on assigning a
temperature-induced weight to each processing unit task queue length,
such that the processing capability of each core matches its correspond-
ing thermal conductivity. These weights are computed off-line based on
empirical analysis and used as a heuristic to balance the loads to differ-
ent processing units. Then, the liquid flow rate is deduced empirically
and stored in look-up tables such that the corresponding flow rate is
used when the peak temperature is predicted to be a certain value.
Our previous work on thermal management of liquid-cooled 3D MP-
SoC has been primarily developed on a thorough experimental analy-
sis of a 3D test-bed with interlayer liquid cooling [38]. We analyse the
thermal impact of the various control knobs, namely task scheduling,
DVFS, and liquid flow rate on 3D MPSoC designs with respect to the
worst case and typical operating conditions. In the analysis of DVFS
and varying flow rate, we use an infinite thread input with full utiliza-
tion. The threads are executed on a variable number of active cores in
the 3D test-bed, which is shown in Fig. 4.9(c). This 4-tier 3D test chip
prototype (presented in [36, 41]) is shown in Fig. 4.9(a) and Fig. 4.9(b).
The 3D MPSoC used in the analysis consists of two tiers, where each
tier contains four main hot spot sources modeling high performance
processors. The remaining area contains background heaters playing
the role of caches, interconnects, and other blocks.
After performing the design-time thermal analysis, a set of rules
are derived that are used in this run-time thermal management. This
scheme uses fuzzy logic to derive the run-time control actions. Although
the same approach can be adapted to use different cyber-physical con-
trollers, we opt to use rule-based fuzzy controller instead of other linear
multi-input multi-output controllers (MIMO) [116] as with this tech-
nique, we are able to achieve effective control with a straightforward,
low-complexity, and flexible implementation. Various low-complexity
techniques can be used for deriving the fuzzy rules, such as off-line
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(a) Prototype (b) Cross-Section (c) Schematic layout
Figure 4.9: The manufactured prototype, cross-section, and layout of the test-bed
used in this exploration. The 3D test-bed (c) has four hot spots sources (black),
liquid microchannels (white), and background heaters (gray) [38].
analytical analysis and on-line learning mechanisms [117], and fuzzy
control can be implemented at the software-level with low overhead.
Moreover, fuzzy control operates efficiently at run-time with inputs
that have a degree of uncertainty in describing the system state [118],
which is the case in 3D MPSoCs where various inputs can be affected
by a number of conditions (e.g., ambient temperature changes, unex-
pected workloads, temperature sensors inaccuracy, stack degradation,
etc.).
When applied to various 3D MPSoC architectures, the fuzzy con-
trol proposal achieves up to 67% cooling energy savings and up to 30%
computational energy savings, compared to baseline liquid-cooled 3D
MPSoC with no thermal management mechanism. While the results
of this proposal seems effective, there is no proof that this technique
guarantees the optimal operating condition. Indeed, this is the down-
fall of the heuristic mechanisms that favors developing an algorithmic
approach, given that it is feasible to develop an algorithmic scheme.
4.4.2 Algorithmic Management
Recent work proposes convex optimization-based thermal management
policy for interlayer liquid-cooled 3D MPSoC [119]. This proposal uses
the reduced order system of the target 3D MPSoC thermal model.
Then, based on thermal sensors measurement, a thermal estimation
using Kalman filter is performed. This thermal estimation is used in
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the formulated convex optimization problem that manages the DVFS
and liquid flow rate of the target 3D MPSoC. The problem is for-
mulated to minimize the energy consumption of the system subjected
to temperature and performance constraints. The formulation of this
problem is stated as follows:
J =
h∑
τ=1
(
‖Rpτ‖+ ‖Tuτ‖
)
(4.4)
min J (4.5)
subject to : fmin  fτ  fmax ∀ τ (4.6)
xτ+1 = Axτ +Bpτ ∀ τ (4.7)
C˜xτ+1  tmax ∀ τ (4.8)
uτ  0 ∀ τ (4.9)
uτ = wτ − fτ ∀ τ (4.10)
lτ  µf2τ ∀ τ (4.11)
−w mτ+1 −mτ  w ∀ τ (4.12)
0 mτ  1 ∀ τ (4.13)
pτ = [lτ ;mτ ] ∀ τ (4.14)
where matrices A, B are related to the overall 3D MPSoC system
description. The horizon of this predictive policy is defined as h [120].
Then, the objective function J is expressed by a sum over the horizon.
In the cost function (Eq (4.4)), the first term ‖Rpτ‖ is the norm of
the power input vector p weighted by matrix R. Matrix R contains the
maximum value of the power consumption of the tiers and the cooling
system. The second term ‖Tuτ‖ is the norm of the required workload,
but not yet executed. To this end, the weight matrix T quantifies the
importance that executing the required workload from the scheduler
has in the optimization process. Then, Inequality 4.6 defines a range of
working frequencies to be used.
Equation 4.7 defines the evolution of the 3D MPSoC according to
the present state and inputs. Equation 4.8 states that temperature con-
straints should be respected at all times and in all specified locations.
Since the system cannot execute jobs that have not arrived, every entry
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of uτ has to be greater than or equal to 0 as stated by Equation 4.9.
The undone work at time τ , uτ is defined by Equation 4.10. Equation
4.11 defines the relation between the power vector l and the working
frequencies. µ is a technology-dependent constant.
Then, Equations 4.12-4.13 define constraints on the liquid cool-
ing management. The normalized pumping power value (m) scales, at
any time instance τ , from 0 (no liquid injection) to 1 (power at the
maximum pressure difference allowable), as shown in Equation 4.13.
Moreover, the maximum increment/decrement change in the pumping
power value from time (τ) to (τ + 1) is limited by a another normal-
ized value w, as shown in Equation 4.12, which models the mechanical
dynamics of the pump.
Finally, the control problem is formulated over an interval of h time
steps, which starts at current time τ . Indeed the result of the optimiza-
tion is an optimal sequence of future control moves (i.e., amount of
workload to be executed in average for each tier of the 3D MPSoC
which is stored in vector f). Then, only the first samples of such a se-
quence are applied to the target 3D MPSoC, while the remaining moves
are discarded. Thus, at each next time step, a new optimal control prob-
lem based on new temperature measurements and required frequencies
is solved over a shifted prediction horizon (e.g., the "receding-horizon"
[120] mechanism), which represents a way of transforming an open-loop
design methodology into a feedback one, as at every time step the in-
put applied to the process depends on the most recent measurements.
This work manages to reduce the 3D MPSoC energy consumption and
temperature, compared to a heuristic-based management scheme [38]
by up to 16%. However, this algorithmic approach would suffer from an
increased solving time, hence degrading the 3D MPSoC performance
by a considerable value.
Another proposal that uses algorithmic-based management is pro-
posed for air-based 3D MPSoC [121]. This work tries to maximize the
3D MPSoC throughput, while meeting the power and thermal con-
straints. This is achieved via controlling the operating voltage and fre-
quency level of each processing element. To achieve the desired metrics,
the problem is formulated as a polynomial programming problem.
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Figure 4.10: 3-dimensional space of the thermal management mechanisms based
on the classifications in sections 4.2, 4.3, and 4.4.
4.5 The Global Perspective on Thermal Management
We have shown in the previous sections the various classifications of
thermal management mechanisms. However, these classifications are
not decoupled from each other. In fact, these classification are orthog-
onal to each other, and if combined with the various control knobs
classes, the thermal management research hyperspace can be formed
(cf. Fig. 4.10).
It is expected that each thermal management scheme can be clas-
sified by either of these classifications. Thus, we report for each of the
elaborated work its classification in all the classes in Table 4.2. This
table shows that the development trend for 3D MPSoC thermal man-
agement schemes is towards centralized, proactive and heuristic-based
schemes. Moreover, the state-of-the-art favors handling workloads than
controlling the thermal package. Most of the work on control the ther-
mal package of 3D MPSoC deals with interlayer liquid-cooled designs.
These classification choices have been widely used due to the symmetry,
the complexity of heat transfer, and the prevention of severe thermal
runaway situations in 3D MPSoC.
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However, as our understanding of the heat propagation on 3D MP-
SoCs evolves, other design parameters are selected in developing more
robust, effective, and efficient thermal management schemes.
4.6 Summary
We have explored in this section the various run-time thermal man-
agement mechanisms for 3D MPSoCs. Run-time thermal management
strategies are crucial to adapt the thermal state of the target system
based on the dynamic changes of operating conditions. In the context
of MPSoCs (2D and 3D), the main dynamic factor is the workload
variation. The adaptation of the thermal state mainly targets ther-
mal balancing by efficiently-using the existing temperature-affecting
resources. We have provided a classification framework that can iden-
tify the developed management schemes in literature based on several
aspect, namely, where, when, and how the thermal management action
is taken. We also show that these classifications are orthogonal to each
other and hence each management strategy can be classified by all of
these aspects.
Conclusion
Vertically-integrated 3D multiprocessors systems-on-chip (3D MP-
SoCs) are a key enabling architectural paradigm for enduring the inte-
gration of several computational modules within a unit area to provide
higher performance computing units. However, 3D MPSoCs bring sev-
eral challenges, where temperature-based ones are crucial due to the
augmented power density. Temperature challenges have opened sev-
eral research directions to undermine the corresponding impact of high
temperatures. In this review, we have explored the state-of-the-art to
tackle temperature attenuation in a generalized framework. We have
shown the several advanced cooling technologies specifically designed
for 3D MPSoCs and the state-of-the-art thermally-aware design-time
optimization and run-time management schemes. In particular, we have
included in this survey the following:
• We have explored the existing thermal modeling frameworks for
3D MPSoCs, with the emphasis on liquid-cooled 3D MPSoCs
modeling, in Section 2. We start in this section by explaining
the fundamentals of heat transfer in solids and fluids. Then, we
explore the various modeling approaches, namely finite-element
and compact finite-difference modeling frameworks, which exist
in literature.
• We have investigated the temperature-aware design-time opti-
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mization mechanisms in Section 3. In this section, we expand the
design-time research direction to include techniques that opti-
mize the heat generation and dissipation within the 3D MPSoC,
which is referred to as On-Chip optimizations. In addition, we
have also explored the research direction that optimizes the heat
dissipation paths from 3D MPSoCs to the heat sink layers, which
we refer to as Off-Chip optimizations.
• We have provided a detailed overview of the run-time thermal
management schemes found in literature in Section 4. We have
mapped the management directions to a hyper-space by answer-
ing the questions where, when, and how the management action
is taken. We have shown several works mapped to this hyper-
space, highlighting the general trend in the state-of-the-art ther-
mal management schemes.
While this review is primarily written to cover the existing method-
ologies and techniques, the survey actually provides insights on possible
future directions related to this research discipline (temperature-aware
design and management). We briefly mention these directions as fol-
lows:
• Thermal modeling of advanced cooling technologies. While sev-
eral works on single-phase liquid cooling modeling of 3D MPSoCs
exist, the amount of work on two-phase cooling modeling is not
significant for a mature modeling framework outcome. This is in
fact related to the increased modeling complexity of this cooling
technology, which is superior than single-phase cooling. However,
there are several on going works [53, 88, 122] that would even-
tually lead to providing a valid model of this advanced cooling
technology.
• Complementary to modeling advanced cooling technologies, cor-
responding design-time optimizations and run-time management
schemes would be required for these technologies. The introduc-
tion of these technologies would demand higher complexity of the
developed schemes to harness the potential of these new technolo-
gies.
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• Cross-layer and formal methods development of design-time opti-
mization and run-time management schemes. While the previous
works use several knobs simultaneously in achieving highly effi-
cient optimization schemes, at design-time and run-time, exploit-
ing the inter-communication between these knobs (e.g., applica-
tion characteristics, application mapping, DVFS, active cooling
control,...) is yet to be examined. This is indeed a great oppor-
tunity for prospective researchers, as in the case of the emerging
cross-layer reliability and error resilience [123, 124].
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